0b8fa32f55
Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20190523143508.25387-4-armbru@redhat.com> [Rebased with conflicts resolved automatically, except for hw/usb/dev-hub.c hw/misc/exynos4210_rng.c hw/misc/bcm2835_rng.c hw/misc/aspeed_scu.c hw/display/virtio-vga.c hw/arm/stm32f205_soc.c; ui/cocoa.m fixed up]
652 lines
17 KiB
C
652 lines
17 KiB
C
/*
|
|
* QEMU DMA emulation
|
|
*
|
|
* Copyright (c) 2003-2004 Vassili Karpov (malc)
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/hw.h"
|
|
#include "hw/isa/isa.h"
|
|
#include "hw/dma/i8257.h"
|
|
#include "qemu/main-loop.h"
|
|
#include "qemu/module.h"
|
|
#include "qemu/log.h"
|
|
#include "trace.h"
|
|
|
|
#define I8257(obj) \
|
|
OBJECT_CHECK(I8257State, (obj), TYPE_I8257)
|
|
|
|
/* #define DEBUG_DMA */
|
|
|
|
#define dolog(...) fprintf (stderr, "dma: " __VA_ARGS__)
|
|
#ifdef DEBUG_DMA
|
|
#define linfo(...) fprintf (stderr, "dma: " __VA_ARGS__)
|
|
#define ldebug(...) fprintf (stderr, "dma: " __VA_ARGS__)
|
|
#else
|
|
#define linfo(...)
|
|
#define ldebug(...)
|
|
#endif
|
|
|
|
#define ADDR 0
|
|
#define COUNT 1
|
|
|
|
enum {
|
|
CMD_MEMORY_TO_MEMORY = 0x01,
|
|
CMD_FIXED_ADDRESS = 0x02,
|
|
CMD_BLOCK_CONTROLLER = 0x04,
|
|
CMD_COMPRESSED_TIME = 0x08,
|
|
CMD_CYCLIC_PRIORITY = 0x10,
|
|
CMD_EXTENDED_WRITE = 0x20,
|
|
CMD_LOW_DREQ = 0x40,
|
|
CMD_LOW_DACK = 0x80,
|
|
CMD_NOT_SUPPORTED = CMD_MEMORY_TO_MEMORY | CMD_FIXED_ADDRESS
|
|
| CMD_COMPRESSED_TIME | CMD_CYCLIC_PRIORITY | CMD_EXTENDED_WRITE
|
|
| CMD_LOW_DREQ | CMD_LOW_DACK
|
|
|
|
};
|
|
|
|
static void i8257_dma_run(void *opaque);
|
|
|
|
static const int channels[8] = {-1, 2, 3, 1, -1, -1, -1, 0};
|
|
|
|
static void i8257_write_page(void *opaque, uint32_t nport, uint32_t data)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan;
|
|
|
|
ichan = channels[nport & 7];
|
|
if (-1 == ichan) {
|
|
dolog ("invalid channel %#x %#x\n", nport, data);
|
|
return;
|
|
}
|
|
d->regs[ichan].page = data;
|
|
}
|
|
|
|
static void i8257_write_pageh(void *opaque, uint32_t nport, uint32_t data)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan;
|
|
|
|
ichan = channels[nport & 7];
|
|
if (-1 == ichan) {
|
|
dolog ("invalid channel %#x %#x\n", nport, data);
|
|
return;
|
|
}
|
|
d->regs[ichan].pageh = data;
|
|
}
|
|
|
|
static uint32_t i8257_read_page(void *opaque, uint32_t nport)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan;
|
|
|
|
ichan = channels[nport & 7];
|
|
if (-1 == ichan) {
|
|
dolog ("invalid channel read %#x\n", nport);
|
|
return 0;
|
|
}
|
|
return d->regs[ichan].page;
|
|
}
|
|
|
|
static uint32_t i8257_read_pageh(void *opaque, uint32_t nport)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan;
|
|
|
|
ichan = channels[nport & 7];
|
|
if (-1 == ichan) {
|
|
dolog ("invalid channel read %#x\n", nport);
|
|
return 0;
|
|
}
|
|
return d->regs[ichan].pageh;
|
|
}
|
|
|
|
static inline void i8257_init_chan(I8257State *d, int ichan)
|
|
{
|
|
I8257Regs *r;
|
|
|
|
r = d->regs + ichan;
|
|
r->now[ADDR] = r->base[ADDR] << d->dshift;
|
|
r->now[COUNT] = 0;
|
|
}
|
|
|
|
static inline int i8257_getff(I8257State *d)
|
|
{
|
|
int ff;
|
|
|
|
ff = d->flip_flop;
|
|
d->flip_flop = !ff;
|
|
return ff;
|
|
}
|
|
|
|
static uint64_t i8257_read_chan(void *opaque, hwaddr nport, unsigned size)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan, nreg, iport, ff, val, dir;
|
|
I8257Regs *r;
|
|
|
|
iport = (nport >> d->dshift) & 0x0f;
|
|
ichan = iport >> 1;
|
|
nreg = iport & 1;
|
|
r = d->regs + ichan;
|
|
|
|
dir = ((r->mode >> 5) & 1) ? -1 : 1;
|
|
ff = i8257_getff(d);
|
|
if (nreg)
|
|
val = (r->base[COUNT] << d->dshift) - r->now[COUNT];
|
|
else
|
|
val = r->now[ADDR] + r->now[COUNT] * dir;
|
|
|
|
ldebug ("read_chan %#x -> %d\n", iport, val);
|
|
return (val >> (d->dshift + (ff << 3))) & 0xff;
|
|
}
|
|
|
|
static void i8257_write_chan(void *opaque, hwaddr nport, uint64_t data,
|
|
unsigned int size)
|
|
{
|
|
I8257State *d = opaque;
|
|
int iport, ichan, nreg;
|
|
I8257Regs *r;
|
|
|
|
iport = (nport >> d->dshift) & 0x0f;
|
|
ichan = iport >> 1;
|
|
nreg = iport & 1;
|
|
r = d->regs + ichan;
|
|
if (i8257_getff(d)) {
|
|
r->base[nreg] = (r->base[nreg] & 0xff) | ((data << 8) & 0xff00);
|
|
i8257_init_chan(d, ichan);
|
|
} else {
|
|
r->base[nreg] = (r->base[nreg] & 0xff00) | (data & 0xff);
|
|
}
|
|
}
|
|
|
|
static void i8257_write_cont(void *opaque, hwaddr nport, uint64_t data,
|
|
unsigned int size)
|
|
{
|
|
I8257State *d = opaque;
|
|
int iport, ichan = 0;
|
|
|
|
iport = (nport >> d->dshift) & 0x0f;
|
|
switch (iport) {
|
|
case 0x00: /* command */
|
|
if ((data != 0) && (data & CMD_NOT_SUPPORTED)) {
|
|
qemu_log_mask(LOG_UNIMP, "%s: cmd 0x%02"PRIx64" not supported\n",
|
|
__func__, data);
|
|
return;
|
|
}
|
|
d->command = data;
|
|
break;
|
|
|
|
case 0x01:
|
|
ichan = data & 3;
|
|
if (data & 4) {
|
|
d->status |= 1 << (ichan + 4);
|
|
}
|
|
else {
|
|
d->status &= ~(1 << (ichan + 4));
|
|
}
|
|
d->status &= ~(1 << ichan);
|
|
i8257_dma_run(d);
|
|
break;
|
|
|
|
case 0x02: /* single mask */
|
|
if (data & 4)
|
|
d->mask |= 1 << (data & 3);
|
|
else
|
|
d->mask &= ~(1 << (data & 3));
|
|
i8257_dma_run(d);
|
|
break;
|
|
|
|
case 0x03: /* mode */
|
|
{
|
|
ichan = data & 3;
|
|
#ifdef DEBUG_DMA
|
|
{
|
|
int op, ai, dir, opmode;
|
|
op = (data >> 2) & 3;
|
|
ai = (data >> 4) & 1;
|
|
dir = (data >> 5) & 1;
|
|
opmode = (data >> 6) & 3;
|
|
|
|
linfo ("ichan %d, op %d, ai %d, dir %d, opmode %d\n",
|
|
ichan, op, ai, dir, opmode);
|
|
}
|
|
#endif
|
|
d->regs[ichan].mode = data;
|
|
break;
|
|
}
|
|
|
|
case 0x04: /* clear flip flop */
|
|
d->flip_flop = 0;
|
|
break;
|
|
|
|
case 0x05: /* reset */
|
|
d->flip_flop = 0;
|
|
d->mask = ~0;
|
|
d->status = 0;
|
|
d->command = 0;
|
|
break;
|
|
|
|
case 0x06: /* clear mask for all channels */
|
|
d->mask = 0;
|
|
i8257_dma_run(d);
|
|
break;
|
|
|
|
case 0x07: /* write mask for all channels */
|
|
d->mask = data;
|
|
i8257_dma_run(d);
|
|
break;
|
|
|
|
default:
|
|
dolog ("unknown iport %#x\n", iport);
|
|
break;
|
|
}
|
|
|
|
#ifdef DEBUG_DMA
|
|
if (0xc != iport) {
|
|
linfo ("write_cont: nport %#06x, ichan % 2d, val %#06x\n",
|
|
nport, ichan, data);
|
|
}
|
|
#endif
|
|
}
|
|
|
|
static uint64_t i8257_read_cont(void *opaque, hwaddr nport, unsigned size)
|
|
{
|
|
I8257State *d = opaque;
|
|
int iport, val;
|
|
|
|
iport = (nport >> d->dshift) & 0x0f;
|
|
switch (iport) {
|
|
case 0x00: /* status */
|
|
val = d->status;
|
|
d->status &= 0xf0;
|
|
break;
|
|
case 0x01: /* mask */
|
|
val = d->mask;
|
|
break;
|
|
default:
|
|
val = 0;
|
|
break;
|
|
}
|
|
|
|
ldebug ("read_cont: nport %#06x, iport %#04x val %#x\n", nport, iport, val);
|
|
return val;
|
|
}
|
|
|
|
static IsaDmaTransferMode i8257_dma_get_transfer_mode(IsaDma *obj, int nchan)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
return (d->regs[nchan & 3].mode >> 2) & 3;
|
|
}
|
|
|
|
static bool i8257_dma_has_autoinitialization(IsaDma *obj, int nchan)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
return (d->regs[nchan & 3].mode >> 4) & 1;
|
|
}
|
|
|
|
static void i8257_dma_hold_DREQ(IsaDma *obj, int nchan)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
int ichan;
|
|
|
|
ichan = nchan & 3;
|
|
d->status |= 1 << (ichan + 4);
|
|
i8257_dma_run(d);
|
|
}
|
|
|
|
static void i8257_dma_release_DREQ(IsaDma *obj, int nchan)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
int ichan;
|
|
|
|
ichan = nchan & 3;
|
|
d->status &= ~(1 << (ichan + 4));
|
|
i8257_dma_run(d);
|
|
}
|
|
|
|
static void i8257_channel_run(I8257State *d, int ichan)
|
|
{
|
|
int ncont = d->dshift;
|
|
int n;
|
|
I8257Regs *r = &d->regs[ichan];
|
|
#ifdef DEBUG_DMA
|
|
int dir, opmode;
|
|
|
|
dir = (r->mode >> 5) & 1;
|
|
opmode = (r->mode >> 6) & 3;
|
|
|
|
if (dir) {
|
|
dolog ("DMA in address decrement mode\n");
|
|
}
|
|
if (opmode != 1) {
|
|
dolog ("DMA not in single mode select %#x\n", opmode);
|
|
}
|
|
#endif
|
|
|
|
n = r->transfer_handler (r->opaque, ichan + (ncont << 2),
|
|
r->now[COUNT], (r->base[COUNT] + 1) << ncont);
|
|
r->now[COUNT] = n;
|
|
ldebug ("dma_pos %d size %d\n", n, (r->base[COUNT] + 1) << ncont);
|
|
if (n == (r->base[COUNT] + 1) << ncont) {
|
|
ldebug("transfer done\n");
|
|
d->status |= (1 << ichan);
|
|
}
|
|
}
|
|
|
|
static void i8257_dma_run(void *opaque)
|
|
{
|
|
I8257State *d = opaque;
|
|
int ichan;
|
|
int rearm = 0;
|
|
|
|
if (d->running) {
|
|
rearm = 1;
|
|
goto out;
|
|
} else {
|
|
d->running = 1;
|
|
}
|
|
|
|
for (ichan = 0; ichan < 4; ichan++) {
|
|
int mask;
|
|
|
|
mask = 1 << ichan;
|
|
|
|
if ((0 == (d->mask & mask)) && (0 != (d->status & (mask << 4)))) {
|
|
i8257_channel_run(d, ichan);
|
|
rearm = 1;
|
|
}
|
|
}
|
|
|
|
d->running = 0;
|
|
out:
|
|
if (rearm) {
|
|
qemu_bh_schedule_idle(d->dma_bh);
|
|
d->dma_bh_scheduled = true;
|
|
}
|
|
}
|
|
|
|
static void i8257_dma_register_channel(IsaDma *obj, int nchan,
|
|
IsaDmaTransferHandler transfer_handler,
|
|
void *opaque)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
I8257Regs *r;
|
|
int ichan;
|
|
|
|
ichan = nchan & 3;
|
|
|
|
r = d->regs + ichan;
|
|
r->transfer_handler = transfer_handler;
|
|
r->opaque = opaque;
|
|
}
|
|
|
|
static int i8257_dma_read_memory(IsaDma *obj, int nchan, void *buf, int pos,
|
|
int len)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
I8257Regs *r = &d->regs[nchan & 3];
|
|
hwaddr addr = ((r->pageh & 0x7f) << 24) | (r->page << 16) | r->now[ADDR];
|
|
|
|
if (r->mode & 0x20) {
|
|
int i;
|
|
uint8_t *p = buf;
|
|
|
|
cpu_physical_memory_read (addr - pos - len, buf, len);
|
|
/* What about 16bit transfers? */
|
|
for (i = 0; i < len >> 1; i++) {
|
|
uint8_t b = p[len - i - 1];
|
|
p[i] = b;
|
|
}
|
|
}
|
|
else
|
|
cpu_physical_memory_read (addr + pos, buf, len);
|
|
|
|
return len;
|
|
}
|
|
|
|
static int i8257_dma_write_memory(IsaDma *obj, int nchan, void *buf, int pos,
|
|
int len)
|
|
{
|
|
I8257State *s = I8257(obj);
|
|
I8257Regs *r = &s->regs[nchan & 3];
|
|
hwaddr addr = ((r->pageh & 0x7f) << 24) | (r->page << 16) | r->now[ADDR];
|
|
|
|
if (r->mode & 0x20) {
|
|
int i;
|
|
uint8_t *p = buf;
|
|
|
|
cpu_physical_memory_write (addr - pos - len, buf, len);
|
|
/* What about 16bit transfers? */
|
|
for (i = 0; i < len; i++) {
|
|
uint8_t b = p[len - i - 1];
|
|
p[i] = b;
|
|
}
|
|
}
|
|
else
|
|
cpu_physical_memory_write (addr + pos, buf, len);
|
|
|
|
return len;
|
|
}
|
|
|
|
/* request the emulator to transfer a new DMA memory block ASAP (even
|
|
* if the idle bottom half would not have exited the iothread yet).
|
|
*/
|
|
static void i8257_dma_schedule(IsaDma *obj)
|
|
{
|
|
I8257State *d = I8257(obj);
|
|
if (d->dma_bh_scheduled) {
|
|
qemu_notify_event();
|
|
}
|
|
}
|
|
|
|
static void i8257_reset(DeviceState *dev)
|
|
{
|
|
I8257State *d = I8257(dev);
|
|
i8257_write_cont(d, (0x05 << d->dshift), 0, 1);
|
|
}
|
|
|
|
static int i8257_phony_handler(void *opaque, int nchan, int dma_pos,
|
|
int dma_len)
|
|
{
|
|
trace_i8257_unregistered_dma(nchan, dma_pos, dma_len);
|
|
return dma_pos;
|
|
}
|
|
|
|
|
|
static const MemoryRegionOps channel_io_ops = {
|
|
.read = i8257_read_chan,
|
|
.write = i8257_write_chan,
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 1,
|
|
},
|
|
};
|
|
|
|
/* IOport from page_base */
|
|
static const MemoryRegionPortio page_portio_list[] = {
|
|
{ 0x01, 3, 1, .write = i8257_write_page, .read = i8257_read_page, },
|
|
{ 0x07, 1, 1, .write = i8257_write_page, .read = i8257_read_page, },
|
|
PORTIO_END_OF_LIST(),
|
|
};
|
|
|
|
/* IOport from pageh_base */
|
|
static const MemoryRegionPortio pageh_portio_list[] = {
|
|
{ 0x01, 3, 1, .write = i8257_write_pageh, .read = i8257_read_pageh, },
|
|
{ 0x07, 3, 1, .write = i8257_write_pageh, .read = i8257_read_pageh, },
|
|
PORTIO_END_OF_LIST(),
|
|
};
|
|
|
|
static const MemoryRegionOps cont_io_ops = {
|
|
.read = i8257_read_cont,
|
|
.write = i8257_write_cont,
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 1,
|
|
},
|
|
};
|
|
|
|
static const VMStateDescription vmstate_i8257_regs = {
|
|
.name = "dma_regs",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_INT32_ARRAY(now, I8257Regs, 2),
|
|
VMSTATE_UINT16_ARRAY(base, I8257Regs, 2),
|
|
VMSTATE_UINT8(mode, I8257Regs),
|
|
VMSTATE_UINT8(page, I8257Regs),
|
|
VMSTATE_UINT8(pageh, I8257Regs),
|
|
VMSTATE_UINT8(dack, I8257Regs),
|
|
VMSTATE_UINT8(eop, I8257Regs),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static int i8257_post_load(void *opaque, int version_id)
|
|
{
|
|
I8257State *d = opaque;
|
|
i8257_dma_run(d);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const VMStateDescription vmstate_i8257 = {
|
|
.name = "dma",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.post_load = i8257_post_load,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_UINT8(command, I8257State),
|
|
VMSTATE_UINT8(mask, I8257State),
|
|
VMSTATE_UINT8(flip_flop, I8257State),
|
|
VMSTATE_INT32(dshift, I8257State),
|
|
VMSTATE_STRUCT_ARRAY(regs, I8257State, 4, 1, vmstate_i8257_regs,
|
|
I8257Regs),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static void i8257_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
ISADevice *isa = ISA_DEVICE(dev);
|
|
I8257State *d = I8257(dev);
|
|
int i;
|
|
|
|
memory_region_init_io(&d->channel_io, NULL, &channel_io_ops, d,
|
|
"dma-chan", 8 << d->dshift);
|
|
memory_region_add_subregion(isa_address_space_io(isa),
|
|
d->base, &d->channel_io);
|
|
|
|
isa_register_portio_list(isa, &d->portio_page,
|
|
d->page_base, page_portio_list, d,
|
|
"dma-page");
|
|
if (d->pageh_base >= 0) {
|
|
isa_register_portio_list(isa, &d->portio_pageh,
|
|
d->pageh_base, pageh_portio_list, d,
|
|
"dma-pageh");
|
|
}
|
|
|
|
memory_region_init_io(&d->cont_io, OBJECT(isa), &cont_io_ops, d,
|
|
"dma-cont", 8 << d->dshift);
|
|
memory_region_add_subregion(isa_address_space_io(isa),
|
|
d->base + (8 << d->dshift), &d->cont_io);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(d->regs); ++i) {
|
|
d->regs[i].transfer_handler = i8257_phony_handler;
|
|
}
|
|
|
|
d->dma_bh = qemu_bh_new(i8257_dma_run, d);
|
|
}
|
|
|
|
static Property i8257_properties[] = {
|
|
DEFINE_PROP_INT32("base", I8257State, base, 0x00),
|
|
DEFINE_PROP_INT32("page-base", I8257State, page_base, 0x80),
|
|
DEFINE_PROP_INT32("pageh-base", I8257State, pageh_base, 0x480),
|
|
DEFINE_PROP_INT32("dshift", I8257State, dshift, 0),
|
|
DEFINE_PROP_END_OF_LIST()
|
|
};
|
|
|
|
static void i8257_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
IsaDmaClass *idc = ISADMA_CLASS(klass);
|
|
|
|
dc->realize = i8257_realize;
|
|
dc->reset = i8257_reset;
|
|
dc->vmsd = &vmstate_i8257;
|
|
dc->props = i8257_properties;
|
|
|
|
idc->get_transfer_mode = i8257_dma_get_transfer_mode;
|
|
idc->has_autoinitialization = i8257_dma_has_autoinitialization;
|
|
idc->read_memory = i8257_dma_read_memory;
|
|
idc->write_memory = i8257_dma_write_memory;
|
|
idc->hold_DREQ = i8257_dma_hold_DREQ;
|
|
idc->release_DREQ = i8257_dma_release_DREQ;
|
|
idc->schedule = i8257_dma_schedule;
|
|
idc->register_channel = i8257_dma_register_channel;
|
|
/* Reason: needs to be wired up by isa_bus_dma() to work */
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo i8257_info = {
|
|
.name = TYPE_I8257,
|
|
.parent = TYPE_ISA_DEVICE,
|
|
.instance_size = sizeof(I8257State),
|
|
.class_init = i8257_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ TYPE_ISADMA },
|
|
{ }
|
|
}
|
|
};
|
|
|
|
static void i8257_register_types(void)
|
|
{
|
|
type_register_static(&i8257_info);
|
|
}
|
|
|
|
type_init(i8257_register_types)
|
|
|
|
void i8257_dma_init(ISABus *bus, bool high_page_enable)
|
|
{
|
|
ISADevice *isa1, *isa2;
|
|
DeviceState *d;
|
|
|
|
isa1 = isa_create(bus, TYPE_I8257);
|
|
d = DEVICE(isa1);
|
|
qdev_prop_set_int32(d, "base", 0x00);
|
|
qdev_prop_set_int32(d, "page-base", 0x80);
|
|
qdev_prop_set_int32(d, "pageh-base", high_page_enable ? 0x480 : -1);
|
|
qdev_prop_set_int32(d, "dshift", 0);
|
|
qdev_init_nofail(d);
|
|
|
|
isa2 = isa_create(bus, TYPE_I8257);
|
|
d = DEVICE(isa2);
|
|
qdev_prop_set_int32(d, "base", 0xc0);
|
|
qdev_prop_set_int32(d, "page-base", 0x88);
|
|
qdev_prop_set_int32(d, "pageh-base", high_page_enable ? 0x488 : -1);
|
|
qdev_prop_set_int32(d, "dshift", 1);
|
|
qdev_init_nofail(d);
|
|
|
|
isa_bus_dma(bus, ISADMA(isa1), ISADMA(isa2));
|
|
}
|