fcf5ef2ab5
We've currently got 18 architectures in QEMU, and thus 18 target-xxx folders in the root folder of the QEMU source tree. More architectures (e.g. RISC-V, AVR) are likely to be included soon, too, so the main folder of the QEMU sources slowly gets quite overcrowded with the target-xxx folders. To disburden the main folder a little bit, let's move the target-xxx folders into a dedicated target/ folder, so that target-xxx/ simply becomes target/xxx/ instead. Acked-by: Laurent Vivier <laurent@vivier.eu> [m68k part] Acked-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> [tricore part] Acked-by: Michael Walle <michael@walle.cc> [lm32 part] Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> [s390x part] Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> [s390x part] Acked-by: Eduardo Habkost <ehabkost@redhat.com> [i386 part] Acked-by: Artyom Tarasenko <atar4qemu@gmail.com> [sparc part] Acked-by: Richard Henderson <rth@twiddle.net> [alpha part] Acked-by: Max Filippov <jcmvbkbc@gmail.com> [xtensa part] Reviewed-by: David Gibson <david@gibson.dropbear.id.au> [ppc part] Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> [crisµblaze part] Acked-by: Guan Xuetao <gxt@mprc.pku.edu.cn> [unicore32 part] Signed-off-by: Thomas Huth <thuth@redhat.com>
463 lines
12 KiB
C
463 lines
12 KiB
C
/*
|
|
* QEMU S/390 CPU
|
|
*
|
|
* Copyright (c) 2009 Ulrich Hecht
|
|
* Copyright (c) 2011 Alexander Graf
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
* Copyright (c) 2012 IBM Corp.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
* Contributions after 2012-12-11 are licensed under the terms of the
|
|
* GNU GPL, version 2 or (at your option) any later version.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qapi/error.h"
|
|
#include "cpu.h"
|
|
#include "qemu-common.h"
|
|
#include "qemu/cutils.h"
|
|
#include "qemu/timer.h"
|
|
#include "qemu/error-report.h"
|
|
#include "trace.h"
|
|
#include "qapi/visitor.h"
|
|
#include "migration/vmstate.h"
|
|
#include "exec/exec-all.h"
|
|
#ifndef CONFIG_USER_ONLY
|
|
#include "hw/hw.h"
|
|
#include "sysemu/arch_init.h"
|
|
#include "sysemu/sysemu.h"
|
|
#include "hw/s390x/sclp.h"
|
|
#endif
|
|
|
|
#define CR0_RESET 0xE0UL
|
|
#define CR14_RESET 0xC2000000UL;
|
|
|
|
static void s390_cpu_set_pc(CPUState *cs, vaddr value)
|
|
{
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
|
|
cpu->env.psw.addr = value;
|
|
}
|
|
|
|
static bool s390_cpu_has_work(CPUState *cs)
|
|
{
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
return (cs->interrupt_request & CPU_INTERRUPT_HARD) &&
|
|
(env->psw.mask & PSW_MASK_EXT);
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
/* S390CPUClass::load_normal() */
|
|
static void s390_cpu_load_normal(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
cpu->env.psw.addr = ldl_phys(s->as, 4) & PSW_MASK_ESA_ADDR;
|
|
cpu->env.psw.mask = PSW_MASK_32 | PSW_MASK_64;
|
|
s390_cpu_set_state(CPU_STATE_OPERATING, cpu);
|
|
}
|
|
#endif
|
|
|
|
/* S390CPUClass::cpu_reset() */
|
|
static void s390_cpu_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
env->pfault_token = -1UL;
|
|
scc->parent_reset(s);
|
|
cpu->env.sigp_order = 0;
|
|
s390_cpu_set_state(CPU_STATE_STOPPED, cpu);
|
|
tlb_flush(s, 1);
|
|
}
|
|
|
|
/* S390CPUClass::initial_reset() */
|
|
static void s390_cpu_initial_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
CPUS390XState *env = &cpu->env;
|
|
int i;
|
|
|
|
s390_cpu_reset(s);
|
|
/* initial reset does not touch regs,fregs and aregs */
|
|
memset(&env->fpc, 0, offsetof(CPUS390XState, cpu_num) -
|
|
offsetof(CPUS390XState, fpc));
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
env->cregs[0] = CR0_RESET;
|
|
env->cregs[14] = CR14_RESET;
|
|
|
|
/* architectured initial value for Breaking-Event-Address register */
|
|
env->gbea = 1;
|
|
|
|
env->pfault_token = -1UL;
|
|
env->ext_index = -1;
|
|
for (i = 0; i < ARRAY_SIZE(env->io_index); i++) {
|
|
env->io_index[i] = -1;
|
|
}
|
|
|
|
/* tininess for underflow is detected before rounding */
|
|
set_float_detect_tininess(float_tininess_before_rounding,
|
|
&env->fpu_status);
|
|
|
|
/* Reset state inside the kernel that we cannot access yet from QEMU. */
|
|
if (kvm_enabled()) {
|
|
kvm_s390_reset_vcpu(cpu);
|
|
}
|
|
tlb_flush(s, 1);
|
|
}
|
|
|
|
/* CPUClass:reset() */
|
|
static void s390_cpu_full_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
CPUS390XState *env = &cpu->env;
|
|
int i;
|
|
|
|
scc->parent_reset(s);
|
|
cpu->env.sigp_order = 0;
|
|
s390_cpu_set_state(CPU_STATE_STOPPED, cpu);
|
|
|
|
memset(env, 0, offsetof(CPUS390XState, cpu_num));
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
env->cregs[0] = CR0_RESET;
|
|
env->cregs[14] = CR14_RESET;
|
|
|
|
/* architectured initial value for Breaking-Event-Address register */
|
|
env->gbea = 1;
|
|
|
|
env->pfault_token = -1UL;
|
|
env->ext_index = -1;
|
|
for (i = 0; i < ARRAY_SIZE(env->io_index); i++) {
|
|
env->io_index[i] = -1;
|
|
}
|
|
|
|
/* tininess for underflow is detected before rounding */
|
|
set_float_detect_tininess(float_tininess_before_rounding,
|
|
&env->fpu_status);
|
|
|
|
/* Reset state inside the kernel that we cannot access yet from QEMU. */
|
|
if (kvm_enabled()) {
|
|
kvm_s390_reset_vcpu(cpu);
|
|
}
|
|
tlb_flush(s, 1);
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
static void s390_cpu_machine_reset_cb(void *opaque)
|
|
{
|
|
S390CPU *cpu = opaque;
|
|
|
|
run_on_cpu(CPU(cpu), s390_do_cpu_full_reset, RUN_ON_CPU_NULL);
|
|
}
|
|
#endif
|
|
|
|
static void s390_cpu_disas_set_info(CPUState *cpu, disassemble_info *info)
|
|
{
|
|
info->mach = bfd_mach_s390_64;
|
|
info->print_insn = print_insn_s390;
|
|
}
|
|
|
|
static void s390_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
{
|
|
CPUState *cs = CPU(dev);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(dev);
|
|
S390CPU *cpu = S390_CPU(dev);
|
|
CPUS390XState *env = &cpu->env;
|
|
Error *err = NULL;
|
|
|
|
/* the model has to be realized before qemu_init_vcpu() due to kvm */
|
|
s390_realize_cpu_model(cs, &err);
|
|
if (err) {
|
|
goto out;
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
if (cpu->id >= max_cpus) {
|
|
error_setg(&err, "Unable to add CPU: %" PRIi64
|
|
", max allowed: %d", cpu->id, max_cpus - 1);
|
|
goto out;
|
|
}
|
|
#endif
|
|
if (cpu_exists(cpu->id)) {
|
|
error_setg(&err, "Unable to add CPU: %" PRIi64
|
|
", it already exists", cpu->id);
|
|
goto out;
|
|
}
|
|
if (cpu->id != scc->next_cpu_id) {
|
|
error_setg(&err, "Unable to add CPU: %" PRIi64
|
|
", The next available id is %" PRIi64, cpu->id,
|
|
scc->next_cpu_id);
|
|
goto out;
|
|
}
|
|
|
|
cpu_exec_realizefn(cs, &err);
|
|
if (err != NULL) {
|
|
goto out;
|
|
}
|
|
scc->next_cpu_id++;
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
qemu_register_reset(s390_cpu_machine_reset_cb, cpu);
|
|
#endif
|
|
env->cpu_num = cpu->id;
|
|
s390_cpu_gdb_init(cs);
|
|
qemu_init_vcpu(cs);
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
run_on_cpu(cs, s390_do_cpu_full_reset, RUN_ON_CPU_NULL);
|
|
#else
|
|
cpu_reset(cs);
|
|
#endif
|
|
|
|
scc->parent_realize(dev, &err);
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
if (dev->hotplugged) {
|
|
raise_irq_cpu_hotplug();
|
|
}
|
|
#endif
|
|
|
|
out:
|
|
error_propagate(errp, err);
|
|
}
|
|
|
|
static void s390x_cpu_get_id(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
int64_t value = cpu->id;
|
|
|
|
visit_type_int(v, name, &value, errp);
|
|
}
|
|
|
|
static void s390x_cpu_set_id(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
DeviceState *dev = DEVICE(obj);
|
|
const int64_t min = 0;
|
|
const int64_t max = UINT32_MAX;
|
|
Error *err = NULL;
|
|
int64_t value;
|
|
|
|
if (dev->realized) {
|
|
error_setg(errp, "Attempt to set property '%s' on '%s' after "
|
|
"it was realized", name, object_get_typename(obj));
|
|
return;
|
|
}
|
|
|
|
visit_type_int(v, name, &value, &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
if (value < min || value > max) {
|
|
error_setg(errp, "Property %s.%s doesn't take value %" PRId64
|
|
" (minimum: %" PRId64 ", maximum: %" PRId64 ")" ,
|
|
object_get_typename(obj), name, value, min, max);
|
|
return;
|
|
}
|
|
cpu->id = value;
|
|
}
|
|
|
|
static void s390_cpu_initfn(Object *obj)
|
|
{
|
|
CPUState *cs = CPU(obj);
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
CPUS390XState *env = &cpu->env;
|
|
static bool inited;
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
struct tm tm;
|
|
#endif
|
|
|
|
cs->env_ptr = env;
|
|
cs->halted = 1;
|
|
cs->exception_index = EXCP_HLT;
|
|
object_property_add(OBJECT(cpu), "id", "int64_t", s390x_cpu_get_id,
|
|
s390x_cpu_set_id, NULL, NULL, NULL);
|
|
s390_cpu_model_register_props(obj);
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
qemu_get_timedate(&tm, 0);
|
|
env->tod_offset = TOD_UNIX_EPOCH +
|
|
(time2tod(mktimegm(&tm)) * 1000000000ULL);
|
|
env->tod_basetime = 0;
|
|
env->tod_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_tod_timer, cpu);
|
|
env->cpu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_cpu_timer, cpu);
|
|
s390_cpu_set_state(CPU_STATE_STOPPED, cpu);
|
|
#endif
|
|
|
|
if (tcg_enabled() && !inited) {
|
|
inited = true;
|
|
s390x_translate_init();
|
|
}
|
|
}
|
|
|
|
static void s390_cpu_finalize(Object *obj)
|
|
{
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
|
|
qemu_unregister_reset(s390_cpu_machine_reset_cb, cpu);
|
|
g_free(cpu->irqstate);
|
|
#endif
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
static bool disabled_wait(CPUState *cpu)
|
|
{
|
|
return cpu->halted && !(S390_CPU(cpu)->env.psw.mask &
|
|
(PSW_MASK_IO | PSW_MASK_EXT | PSW_MASK_MCHECK));
|
|
}
|
|
|
|
static unsigned s390_count_running_cpus(void)
|
|
{
|
|
CPUState *cpu;
|
|
int nr_running = 0;
|
|
|
|
CPU_FOREACH(cpu) {
|
|
uint8_t state = S390_CPU(cpu)->env.cpu_state;
|
|
if (state == CPU_STATE_OPERATING ||
|
|
state == CPU_STATE_LOAD) {
|
|
if (!disabled_wait(cpu)) {
|
|
nr_running++;
|
|
}
|
|
}
|
|
}
|
|
|
|
return nr_running;
|
|
}
|
|
|
|
unsigned int s390_cpu_halt(S390CPU *cpu)
|
|
{
|
|
CPUState *cs = CPU(cpu);
|
|
trace_cpu_halt(cs->cpu_index);
|
|
|
|
if (!cs->halted) {
|
|
cs->halted = 1;
|
|
cs->exception_index = EXCP_HLT;
|
|
}
|
|
|
|
return s390_count_running_cpus();
|
|
}
|
|
|
|
void s390_cpu_unhalt(S390CPU *cpu)
|
|
{
|
|
CPUState *cs = CPU(cpu);
|
|
trace_cpu_unhalt(cs->cpu_index);
|
|
|
|
if (cs->halted) {
|
|
cs->halted = 0;
|
|
cs->exception_index = -1;
|
|
}
|
|
}
|
|
|
|
unsigned int s390_cpu_set_state(uint8_t cpu_state, S390CPU *cpu)
|
|
{
|
|
trace_cpu_set_state(CPU(cpu)->cpu_index, cpu_state);
|
|
|
|
switch (cpu_state) {
|
|
case CPU_STATE_STOPPED:
|
|
case CPU_STATE_CHECK_STOP:
|
|
/* halt the cpu for common infrastructure */
|
|
s390_cpu_halt(cpu);
|
|
break;
|
|
case CPU_STATE_OPERATING:
|
|
case CPU_STATE_LOAD:
|
|
/* unhalt the cpu for common infrastructure */
|
|
s390_cpu_unhalt(cpu);
|
|
break;
|
|
default:
|
|
error_report("Requested CPU state is not a valid S390 CPU state: %u",
|
|
cpu_state);
|
|
exit(1);
|
|
}
|
|
if (kvm_enabled() && cpu->env.cpu_state != cpu_state) {
|
|
kvm_s390_set_cpu_state(cpu, cpu_state);
|
|
}
|
|
cpu->env.cpu_state = cpu_state;
|
|
|
|
return s390_count_running_cpus();
|
|
}
|
|
#endif
|
|
|
|
static gchar *s390_gdb_arch_name(CPUState *cs)
|
|
{
|
|
return g_strdup("s390:64-bit");
|
|
}
|
|
|
|
static void s390_cpu_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
S390CPUClass *scc = S390_CPU_CLASS(oc);
|
|
CPUClass *cc = CPU_CLASS(scc);
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
scc->next_cpu_id = 0;
|
|
scc->parent_realize = dc->realize;
|
|
dc->realize = s390_cpu_realizefn;
|
|
|
|
scc->parent_reset = cc->reset;
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
scc->load_normal = s390_cpu_load_normal;
|
|
#endif
|
|
scc->cpu_reset = s390_cpu_reset;
|
|
scc->initial_cpu_reset = s390_cpu_initial_reset;
|
|
cc->reset = s390_cpu_full_reset;
|
|
cc->class_by_name = s390_cpu_class_by_name,
|
|
cc->has_work = s390_cpu_has_work;
|
|
cc->do_interrupt = s390_cpu_do_interrupt;
|
|
cc->dump_state = s390_cpu_dump_state;
|
|
cc->set_pc = s390_cpu_set_pc;
|
|
cc->gdb_read_register = s390_cpu_gdb_read_register;
|
|
cc->gdb_write_register = s390_cpu_gdb_write_register;
|
|
#ifdef CONFIG_USER_ONLY
|
|
cc->handle_mmu_fault = s390_cpu_handle_mmu_fault;
|
|
#else
|
|
cc->get_phys_page_debug = s390_cpu_get_phys_page_debug;
|
|
cc->vmsd = &vmstate_s390_cpu;
|
|
cc->write_elf64_note = s390_cpu_write_elf64_note;
|
|
cc->cpu_exec_interrupt = s390_cpu_exec_interrupt;
|
|
cc->debug_excp_handler = s390x_cpu_debug_excp_handler;
|
|
#endif
|
|
cc->disas_set_info = s390_cpu_disas_set_info;
|
|
|
|
cc->gdb_num_core_regs = S390_NUM_CORE_REGS;
|
|
cc->gdb_core_xml_file = "s390x-core64.xml";
|
|
cc->gdb_arch_name = s390_gdb_arch_name;
|
|
|
|
s390_cpu_model_class_register_props(oc);
|
|
}
|
|
|
|
static const TypeInfo s390_cpu_type_info = {
|
|
.name = TYPE_S390_CPU,
|
|
.parent = TYPE_CPU,
|
|
.instance_size = sizeof(S390CPU),
|
|
.instance_init = s390_cpu_initfn,
|
|
.instance_finalize = s390_cpu_finalize,
|
|
.abstract = true,
|
|
.class_size = sizeof(S390CPUClass),
|
|
.class_init = s390_cpu_class_init,
|
|
};
|
|
|
|
static void s390_cpu_register_types(void)
|
|
{
|
|
type_register_static(&s390_cpu_type_info);
|
|
}
|
|
|
|
type_init(s390_cpu_register_types)
|