Bastian Koppelmann 0953225588 target-tricore: Add instructions of RRR opcode format
Add microcode generator function gen_cond_sub.

Add helper functions:
    * ixmax/ixmin: search for the max/min value and its related index in a
                   vector of 16-bit values.
    * pack: dack two data registers into an IEEE-754 single precision floating
            point format number.
    * dvadj: divide-adjust the result after dvstep instructions.
    * dvstep: divide a reg by a divisor, producing 8-bits of quotient at a time.

OPCM_32_RRR_FLOAT -> OPCM_32_RRR_DIVIDE

Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Reviewed-by: Richard Henderson <rth@twiddle.net>
2015-01-27 11:48:02 +00:00
2015-01-26 12:26:55 +01:00
2015-01-26 11:50:29 +00:00
2014-11-14 12:15:40 +01:00
2015-01-13 11:47:56 +00:00
2015-01-07 16:16:26 +01:00
2015-01-26 12:27:05 +01:00
2015-01-26 12:26:55 +01:00
2014-12-10 10:31:12 +01:00
2015-01-22 17:41:59 +00:00
2015-01-15 10:44:13 +03:00
2014-12-12 15:48:26 +00:00
2015-01-14 10:38:57 +01:00
2014-12-09 21:48:34 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%