4c1d0af4a2
Make the Aspeed HACE module use the new qcrypto accumulative hashing functions when in scatter-gather accumulative mode. A hash context will maintain a "running-hash" as each scatter-gather chunk is received. Previously each scatter-gather "chunk" was cached so the hash could be computed once the final chunk was received. However, the cache was a shallow copy, so once the guest overwrote the memory provided to HACE the final hash would not be correct. Possibly related to: https://gitlab.com/qemu-project/qemu/-/issues/1121 Buglink: https://github.com/openbmc/qemu/issues/36 Signed-off-by: Alejandro Zeise <alejandro.zeise@seagate.com> [ clg: - Checkpatch fixes - Reworked qcrypto_hash*() error reports in do_hash_operation() ] Signed-off-by: Cédric Le Goater <clg@redhat.com> Acked-by: Andrew Jeffery <andrew@codeconstruct.com.au> Reviewed-by: Jamin Lin <jamin_lin@aspeedtech.com> Reviewed-by: Joel Stanley <joel@jms.id.au>
55 lines
1.2 KiB
C
55 lines
1.2 KiB
C
/*
|
|
* ASPEED Hash and Crypto Engine
|
|
*
|
|
* Copyright (c) 2024 Seagate Technology LLC and/or its Affiliates
|
|
* Copyright (C) 2021 IBM Corp.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef ASPEED_HACE_H
|
|
#define ASPEED_HACE_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "crypto/hash.h"
|
|
|
|
#define TYPE_ASPEED_HACE "aspeed.hace"
|
|
#define TYPE_ASPEED_AST2400_HACE TYPE_ASPEED_HACE "-ast2400"
|
|
#define TYPE_ASPEED_AST2500_HACE TYPE_ASPEED_HACE "-ast2500"
|
|
#define TYPE_ASPEED_AST2600_HACE TYPE_ASPEED_HACE "-ast2600"
|
|
#define TYPE_ASPEED_AST1030_HACE TYPE_ASPEED_HACE "-ast1030"
|
|
|
|
OBJECT_DECLARE_TYPE(AspeedHACEState, AspeedHACEClass, ASPEED_HACE)
|
|
|
|
#define ASPEED_HACE_NR_REGS (0x64 >> 2)
|
|
#define ASPEED_HACE_MAX_SG 256 /* max number of entries */
|
|
|
|
struct AspeedHACEState {
|
|
SysBusDevice parent;
|
|
|
|
MemoryRegion iomem;
|
|
qemu_irq irq;
|
|
|
|
struct iovec iov_cache[ASPEED_HACE_MAX_SG];
|
|
uint32_t regs[ASPEED_HACE_NR_REGS];
|
|
uint32_t total_req_len;
|
|
uint32_t iov_count;
|
|
|
|
MemoryRegion *dram_mr;
|
|
AddressSpace dram_as;
|
|
|
|
QCryptoHash *hash_ctx;
|
|
};
|
|
|
|
|
|
struct AspeedHACEClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
uint32_t src_mask;
|
|
uint32_t dest_mask;
|
|
uint32_t key_mask;
|
|
uint32_t hash_mask;
|
|
};
|
|
|
|
#endif /* ASPEED_HACE_H */
|