Richard Henderson 05b80ed0a1 target/riscv: Use tcg_constant_* ... Replace uses of tcg_const_* with the allocate and free close together. Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210823195529.560295-2-richard.henderson@linaro.org Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2021-09-01 11:59:12 +10:00
..
trans_privileged.c.inc	riscv: Add semihosting support	2021-01-18 10:05:06 +00:00
trans_rva.c.inc	target/riscv: Consolidate RV32/64 32-bit instructions	2021-05-11 20:02:07 +10:00
trans_rvb.c.inc	target/riscv: rvb: add/shift with prefix zero-extend	2021-06-08 09:59:45 +10:00
trans_rvd.c.inc	target/riscv: Consolidate RV32/64 32-bit instructions	2021-05-11 20:02:07 +10:00
trans_rvf.c.inc	target/riscv: Use tcg_constant_*	2021-09-01 11:59:12 +10:00
trans_rvh.c.inc	target/riscv: Consolidate RV32/64 32-bit instructions	2021-05-11 20:02:07 +10:00
trans_rvi.c.inc	target/riscv: add gen_shifti() and gen_shiftiw() helper functions	2021-06-08 09:59:44 +10:00
trans_rvm.c.inc	target/riscv: Consolidate RV32/64 32-bit instructions	2021-05-11 20:02:07 +10:00
trans_rvv.c.inc	target/riscv: Use tcg_constant_*	2021-09-01 11:59:12 +10:00