mirror of https://gitlab.com/qemu-project/qemu
578c6e9ed5
ASPEED AST2700 SOC is a 64 bits quad core CPUs (Cortex-a35) And the base address of dram is "0x4 00000000" which is 64bits address. It have "Normal Priority Transmit Ring Base Address Register High(0x17C)", "High Priority Transmit Ring Base Address Register High(0x184)" and "Receive Ring Base Address Register High(0x18C)" to save the high part physical address of descriptor manager. Ex: TX descriptor manager address [34:0] The "Normal Priority Transmit Ring Base Address Register High(0x17C)" bits [2:0] which corresponds the bits [34:32] of the 64 bits address of the TX ring buffer address. The "Normal Priority Transmit Ring Base Address Register(0x20)" bits [31:0] which corresponds the bits [31:0] of the 64 bits address of the TX ring buffer address. Introduce a new sub region which size is 0x100 for the set of new registers and map it at 0x100 in the container region. This sub region range is from 0x100 to 0x1ff. Introduce a new property and object attribute to activate the region for new registers. Introduce a new memop handlers for the new register read and write. Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com> Reviewed-by: Cédric Le Goater <clg@redhat.com> |
||
|---|---|---|
| .. | ||
| allwinner-sun8i-emac.h | ||
| allwinner_emac.h | ||
| cadence_gem.h | ||
| dp8393x.h | ||
| ftgmac100.h | ||
| imx_fec.h | ||
| lan9118.h | ||
| lance.h | ||
| lasi_82596.h | ||
| mii.h | ||
| msf2-emac.h | ||
| mv88w8618_eth.h | ||
| ne2000-isa.h | ||
| npcm7xx_emc.h | ||
| npcm_gmac.h | ||
| smc91c111.h | ||
| xlnx-versal-canfd.h | ||
| xlnx-zynqmp-can.h | ||