e3d0814368
Use device_class_set_legacy_reset() instead of opencoding an
assignment to DeviceClass::reset. This change was produced
with:
spatch --macro-file scripts/cocci-macro-file.h \
--sp-file scripts/coccinelle/device-reset.cocci \
--keep-comments --smpl-spacing --in-place --dir hw
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20240830145812.1967042-8-peter.maydell@linaro.org
112 lines
3.3 KiB
C
112 lines
3.3 KiB
C
/*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*
|
|
* Emulation of a CXL Switch Mailbox CCI PCIe function.
|
|
*
|
|
* Copyright (c) 2023 Huawei Technologies.
|
|
*
|
|
* From www.computeexpresslink.org
|
|
* Compute Express Link (CXL) Specification revision 3.0 Version 1.0
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "hw/pci/pci.h"
|
|
#include "hw/pci-bridge/cxl_upstream_port.h"
|
|
#include "qapi/error.h"
|
|
#include "qemu/log.h"
|
|
#include "qemu/module.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "hw/cxl/cxl.h"
|
|
|
|
static void cswmbcci_reset(DeviceState *dev)
|
|
{
|
|
CSWMBCCIDev *cswmb = CXL_SWITCH_MAILBOX_CCI(dev);
|
|
cxl_device_register_init_swcci(cswmb);
|
|
}
|
|
|
|
static void cswbcci_realize(PCIDevice *pci_dev, Error **errp)
|
|
{
|
|
CSWMBCCIDev *cswmb = CXL_SWITCH_MAILBOX_CCI(pci_dev);
|
|
CXLComponentState *cxl_cstate = &cswmb->cxl_cstate;
|
|
CXLDeviceState *cxl_dstate = &cswmb->cxl_dstate;
|
|
CXLDVSECRegisterLocator *regloc_dvsec;
|
|
CXLUpstreamPort *usp;
|
|
|
|
if (!cswmb->target) {
|
|
error_setg(errp, "Target not set");
|
|
return;
|
|
}
|
|
usp = CXL_USP(cswmb->target);
|
|
|
|
pcie_endpoint_cap_init(pci_dev, 0x80);
|
|
cxl_cstate->dvsec_offset = 0x100;
|
|
cxl_cstate->pdev = pci_dev;
|
|
cswmb->cci = &usp->swcci;
|
|
cxl_device_register_block_init(OBJECT(pci_dev), cxl_dstate, cswmb->cci);
|
|
pci_register_bar(pci_dev, 0,
|
|
PCI_BASE_ADDRESS_SPACE_MEMORY |
|
|
PCI_BASE_ADDRESS_MEM_TYPE_64,
|
|
&cxl_dstate->device_registers);
|
|
regloc_dvsec = &(CXLDVSECRegisterLocator) {
|
|
.rsvd = 0,
|
|
.reg0_base_lo = RBI_CXL_DEVICE_REG | 0,
|
|
.reg0_base_hi = 0,
|
|
};
|
|
cxl_component_create_dvsec(cxl_cstate, CXL3_SWITCH_MAILBOX_CCI,
|
|
REG_LOC_DVSEC_LENGTH, REG_LOC_DVSEC,
|
|
REG_LOC_DVSEC_REVID, (uint8_t *)regloc_dvsec);
|
|
|
|
cxl_initialize_mailbox_swcci(cswmb->cci, DEVICE(pci_dev),
|
|
DEVICE(cswmb->target),
|
|
CXL_MAILBOX_MAX_PAYLOAD_SIZE);
|
|
}
|
|
|
|
static void cswmbcci_exit(PCIDevice *pci_dev)
|
|
{
|
|
/* Nothing to do here yet */
|
|
}
|
|
|
|
static Property cxl_switch_cci_props[] = {
|
|
DEFINE_PROP_LINK("target", CSWMBCCIDev,
|
|
target, TYPE_CXL_USP, PCIDevice *),
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
};
|
|
|
|
static void cswmbcci_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
PCIDeviceClass *pc = PCI_DEVICE_CLASS(oc);
|
|
|
|
pc->realize = cswbcci_realize;
|
|
pc->exit = cswmbcci_exit;
|
|
/* Serial bus, CXL Switch CCI */
|
|
pc->class_id = 0x0c0b;
|
|
/*
|
|
* Huawei Technologies
|
|
* CXL Switch Mailbox CCI - DID assigned for emulation only.
|
|
* No real hardware will ever use this ID.
|
|
*/
|
|
pc->vendor_id = 0x19e5;
|
|
pc->device_id = 0xa123;
|
|
pc->revision = 0;
|
|
dc->desc = "CXL Switch Mailbox CCI";
|
|
device_class_set_legacy_reset(dc, cswmbcci_reset);
|
|
device_class_set_props(dc, cxl_switch_cci_props);
|
|
}
|
|
|
|
static const TypeInfo cswmbcci_info = {
|
|
.name = TYPE_CXL_SWITCH_MAILBOX_CCI,
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.class_init = cswmbcci_class_init,
|
|
.instance_size = sizeof(CSWMBCCIDev),
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_PCIE_DEVICE },
|
|
{ }
|
|
},
|
|
};
|
|
|
|
static void cxl_switch_mailbox_cci_register(void)
|
|
{
|
|
type_register_static(&cswmbcci_info);
|
|
}
|
|
type_init(cxl_switch_mailbox_cci_register);
|