# SPDX-License-Identifier: LGPL-2.0+ # # Sparc instruction decode definitions. # Copyright (c) 2023 Richard Henderson ## ## Major Opcodes 00 and 01 -- branches, call, and sethi. ## &bcc i a cond cc BPcc 00 a:1 cond:4 001 cc:1 0 - i:s19 &bcc Bicc 00 a:1 cond:4 010 i:s22 &bcc cc=0 FBPfcc 00 a:1 cond:4 101 cc:2 - i:s19 &bcc FBfcc 00 a:1 cond:4 110 i:s22 &bcc cc=0 %d16 20:s2 0:14 BPr 00 a:1 0 cond:3 011 .. - rs1:5 .............. i=%d16 NCP 00 - ---- 111 ---------------------- # CBcc SETHI 00 rd:5 100 i:22 CALL 01 i:s30 { [ STBAR 10 00000 101000 01111 0 0000000000000 MEMBAR 10 00000 101000 01111 1 000000 cmask:3 mmask:4 RDCCR 10 rd:5 101000 00010 0 0000000000000 RDASI 10 rd:5 101000 00011 0 0000000000000 RDTICK 10 rd:5 101000 00100 0 0000000000000 RDPC 10 rd:5 101000 00101 0 0000000000000 RDFPRS 10 rd:5 101000 00110 0 0000000000000 RDASR17 10 rd:5 101000 10001 0 0000000000000 RDGSR 10 rd:5 101000 10011 0 0000000000000 RDSOFTINT 10 rd:5 101000 10110 0 0000000000000 RDTICK_CMPR 10 rd:5 101000 10111 0 0000000000000 RDSTICK 10 rd:5 101000 11000 0 0000000000000 RDSTICK_CMPR 10 rd:5 101000 11001 0 0000000000000 RDSTRAND_STATUS 10 rd:5 101000 11010 0 0000000000000 ] # Before v8, all rs1 accepted; otherwise rs1==0. RDY 10 rd:5 101000 rs1:5 0 0000000000000 } { RDPSR 10 rd:5 101001 00000 0 0000000000000 RDHPR_hpstate 10 rd:5 101001 00000 0 0000000000000 } RDHPR_htstate 10 rd:5 101001 00001 0 0000000000000 RDHPR_hintp 10 rd:5 101001 00011 0 0000000000000 RDHPR_htba 10 rd:5 101001 00101 0 0000000000000 RDHPR_hver 10 rd:5 101001 00110 0 0000000000000 RDHPR_hstick_cmpr 10 rd:5 101001 11111 0 0000000000000 { RDWIM 10 rd:5 101010 00000 0 0000000000000 RDPR_tpc 10 rd:5 101010 00000 0 0000000000000 } RDPR_tnpc 10 rd:5 101010 00001 0 0000000000000 RDPR_tstate 10 rd:5 101010 00010 0 0000000000000 RDPR_tt 10 rd:5 101010 00011 0 0000000000000 RDPR_tick 10 rd:5 101010 00100 0 0000000000000 RDPR_tba 10 rd:5 101010 00101 0 0000000000000 RDPR_pstate 10 rd:5 101010 00110 0 0000000000000 RDPR_tl 10 rd:5 101010 00111 0 0000000000000 RDPR_pil 10 rd:5 101010 01000 0 0000000000000 RDPR_cwp 10 rd:5 101010 01001 0 0000000000000 RDPR_cansave 10 rd:5 101010 01010 0 0000000000000 RDPR_canrestore 10 rd:5 101010 01011 0 0000000000000 RDPR_cleanwin 10 rd:5 101010 01100 0 0000000000000 RDPR_otherwin 10 rd:5 101010 01101 0 0000000000000 RDPR_wstate 10 rd:5 101010 01110 0 0000000000000 RDPR_gl 10 rd:5 101010 10000 0 0000000000000 RDPR_strand_status 10 rd:5 101010 11010 0 0000000000000 RDPR_ver 10 rd:5 101010 11111 0 0000000000000 { FLUSHW 10 00000 101011 00000 0 0000000000000 RDTBR 10 rd:5 101011 00000 0 0000000000000 } Tcc_r 10 0 cond:4 111010 rs1:5 0 cc:1 0000000 rs2:5 { # For v7, the entire simm13 field is present, but masked to 7 bits. # For v8, [12:7] are reserved. However, a compatibility note for # the Tcc insn in the v9 manual suggests that the v8 reserved field # was ignored and did not produce traps. Tcc_i_v7 10 0 cond:4 111010 rs1:5 1 ------ i:7 # For v9, bits [12:11] are cc1 and cc0 (and cc0 must be 0). # Bits [10:8] are reserved and the OSA2011 manual says they must be 0. Tcc_i_v9 10 0 cond:4 111010 rs1:5 1 cc:1 0 000 i:8 }