mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ppc/pnv: Fix NMI system reset SRR1 value

Browse Source 
Commit a77fed5bd926 ("ppc/pnv: Add support for NMI interface") got the
SRR1 setting wrong for sresets that hit outside of power-save states.

Fix this, better documenting the source for the bit definitions.

Fixes: 01b552b05b ("ppc/pnv: Add support for NMI interface")
Cc: Cédric Le Goater <clg@kaod.org>
Cc: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Message-Id: <20200507114824.788942-1-npiggin@gmail.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
[dwg: Fixed up some tab indentation]
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
Nicholas Piggin 2020-05-07 21:48:24 +10:00 committed by David Gibson
parent ddc760832f
commit fe837714f3
1 changed files with 20 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
hw/ppc/pnv.c
View File

@ -1984,12 +1984,26 @@ static void pnv_cpu_do_nmi_on_cpu(CPUState *cs, run_on_cpu_data arg)
cpu_synchronize_state(cs); cpu_synchronize_state(cs);
ppc_cpu_do_system_reset(cs); ppc_cpu_do_system_reset(cs);
/* if (env->spr[SPR_SRR1] & PPC_BITMASK(46, 47)) {
* SRR1[42:45] is set to 0100 which the ISA defines as implementation /*
* dependent. POWER processors use this for xscom triggered interrupts, * Power-save wakeups, as indicated by non-zero SRR1[46:47] put the
* which come from the BMC or NMI IPIs. * wakeup reason in SRR1[42:45], system reset is indicated with 0b0100
*/ * (PPC_BIT(43)).
env->spr[SPR_SRR1] |= PPC_BIT(43); */
if (!(env->spr[SPR_SRR1] & PPC_BIT(43))) {
warn_report("ppc_cpu_do_system_reset does not set system reset wakeup reason");
env->spr[SPR_SRR1] |= PPC_BIT(43);
}
} else {
/*
* For non-powersave system resets, SRR1[42:45] are defined to be
* implementation-dependent. The POWER9 User Manual specifies that
* an external (SCOM driven, which may come from a BMC nmi command or
* another CPU requesting a NMI IPI) system reset exception should be
* 0b0010 (PPC_BIT(44)).
*/
env->spr[SPR_SRR1] |= PPC_BIT(44);
}
} }
static void pnv_nmi(NMIState *n, int cpu_index, Error **errp) static void pnv_nmi(NMIState *n, int cpu_index, Error **errp)