net: cadence_gem: TX_LAST bit should be set by guest
TX_LAST bit should not be set by hardware, its set by guest to inform the last bd of the frame. Signed-off-by: Sai Pavan Boddu <sai.pavan.boddu@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Jason Wang <jasowang@redhat.com>
This commit is contained in:
parent
15baf5e237
commit
fdd35195c5
@ -350,11 +350,6 @@ static inline unsigned tx_desc_get_last(uint32_t *desc)
|
||||
return (desc[1] & DESC_1_TX_LAST) ? 1 : 0;
|
||||
}
|
||||
|
||||
static inline void tx_desc_set_last(uint32_t *desc)
|
||||
{
|
||||
desc[1] |= DESC_1_TX_LAST;
|
||||
}
|
||||
|
||||
static inline unsigned tx_desc_get_length(uint32_t *desc)
|
||||
{
|
||||
return desc[1] & DESC_1_LENGTH;
|
||||
@ -1298,7 +1293,6 @@ static void gem_transmit(CadenceGEMState *s)
|
||||
|
||||
/* read next descriptor */
|
||||
if (tx_desc_get_wrap(desc)) {
|
||||
tx_desc_set_last(desc);
|
||||
|
||||
if (s->regs[GEM_DMACFG] & GEM_DMACFG_ADDR_64B) {
|
||||
packet_desc_addr = s->regs[GEM_TBQPH];
|
||||
|
Loading…
Reference in New Issue
Block a user