target/ppc: 405: Data Storage exception cleanup
The 405 has no DSISR or DAR, so convert the trace entry to use ESR and DEAR instead. Signed-off-by: Fabiano Rosas <farosas@linux.ibm.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> [ clg : - changed registers to ESR and DEAR. - updated commit log ] Message-Id: <20220118184448.852996-12-farosas@linux.ibm.com> Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
parent
4d8ac1d15e
commit
f9911e1e55
@ -465,7 +465,7 @@ static void powerpc_excp_40x(PowerPCCPU *cpu, int excp)
|
|||||||
srr1 = SPR_40x_SRR3;
|
srr1 = SPR_40x_SRR3;
|
||||||
break;
|
break;
|
||||||
case POWERPC_EXCP_DSI: /* Data storage exception */
|
case POWERPC_EXCP_DSI: /* Data storage exception */
|
||||||
trace_ppc_excp_dsi(env->spr[SPR_DSISR], env->spr[SPR_DAR]);
|
trace_ppc_excp_dsi(env->spr[SPR_40x_ESR], env->spr[SPR_40x_DEAR]);
|
||||||
break;
|
break;
|
||||||
case POWERPC_EXCP_ISI: /* Instruction storage exception */
|
case POWERPC_EXCP_ISI: /* Instruction storage exception */
|
||||||
trace_ppc_excp_isi(msr, env->nip);
|
trace_ppc_excp_isi(msr, env->nip);
|
||||||
|
Loading…
Reference in New Issue
Block a user