target/mips: Clean up mips-defs.h
Mostly fix errors and warnings reported by 'checkpatch.pl -f'. Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com> Reviewed-by: Aleksandar Rikalo <arikalo@wavecomp.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com> Message-Id: <1569331602-2586-5-git-send-email-aleksandar.markovic@rt-rk.com>
This commit is contained in:
parent
f6d147bbe3
commit
f823213c22
@ -1,8 +1,11 @@
|
|||||||
#ifndef QEMU_MIPS_DEFS_H
|
#ifndef QEMU_MIPS_DEFS_H
|
||||||
#define QEMU_MIPS_DEFS_H
|
#define QEMU_MIPS_DEFS_H
|
||||||
|
|
||||||
/* If we want to use host float regs... */
|
/*
|
||||||
//#define USE_HOST_FLOAT_REGS
|
* If we want to use host float regs...
|
||||||
|
*
|
||||||
|
* #define USE_HOST_FLOAT_REGS
|
||||||
|
*/
|
||||||
|
|
||||||
/* Real pages are variable size... */
|
/* Real pages are variable size... */
|
||||||
#define MIPS_TLB_MAX 128
|
#define MIPS_TLB_MAX 128
|
||||||
@ -91,9 +94,12 @@
|
|||||||
/* Wave Computing: "nanoMIPS" */
|
/* Wave Computing: "nanoMIPS" */
|
||||||
#define CPU_NANOMIPS32 (CPU_MIPS32R6 | ISA_NANOMIPS32)
|
#define CPU_NANOMIPS32 (CPU_MIPS32R6 | ISA_NANOMIPS32)
|
||||||
|
|
||||||
/* Strictly follow the architecture standard:
|
/*
|
||||||
- Disallow "special" instruction handling for PMON/SPIM.
|
* Strictly follow the architecture standard:
|
||||||
Note that we still maintain Count/Compare to match the host clock. */
|
* - Disallow "special" instruction handling for PMON/SPIM.
|
||||||
//#define MIPS_STRICT_STANDARD 1
|
* Note that we still maintain Count/Compare to match the host clock.
|
||||||
|
*
|
||||||
|
* #define MIPS_STRICT_STANDARD 1
|
||||||
|
*/
|
||||||
|
|
||||||
#endif /* QEMU_MIPS_DEFS_H */
|
#endif /* QEMU_MIPS_DEFS_H */
|
||||||
|
Loading…
Reference in New Issue
Block a user