mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/loongarch: Implement xvinsgr2vr xvpickve2gr

Browse Source 
This patch includes:
- XVINSGR2VR.{W/D};
- XVPICKVE2GR.{W/D}[U].

Signed-off-by: Song Gao <gaosong@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20230914022645.1151356-52-gaosong@loongson.cn>
This commit is contained in:
Song Gao 2023-09-14 10:26:39 +08:00
parent f3dfcc8b23
commit f5ce2c8f2c
No known key found for this signature in database
GPG Key ID: 40A2FFF239263EDF
4 changed files with 76 additions and 172 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
target/loongarch/disas.c
View File

@ -1738,6 +1738,16 @@ static void output_vv_x(DisasContext *ctx, arg_vv *a, const char *mnemonic)
output(ctx, mnemonic, "x%d, x%d", a->vd, a->vj);
}
static void output_vr_i_x(DisasContext *ctx, arg_vr_i *a, const char *mnemonic)
{
output(ctx, mnemonic, "x%d, r%d, 0x%x", a->vd, a->rj, a->imm);
}
static void output_rv_i_x(DisasContext *ctx, arg_rv_i *a, const char *mnemonic)
{
output(ctx, mnemonic, "r%d, x%d, 0x%x", a->rd, a->vj, a->imm);
}
INSN_LASX(xvadd_b, vvv)
INSN_LASX(xvadd_h, vvv)
INSN_LASX(xvadd_w, vvv)
@ -2497,6 +2507,13 @@ INSN_LASX(xvsetallnez_h, cv)
INSN_LASX(xvsetallnez_w, cv)
INSN_LASX(xvsetallnez_d, cv)
INSN_LASX(xvinsgr2vr_w, vr_i)
INSN_LASX(xvinsgr2vr_d, vr_i)
INSN_LASX(xvpickve2gr_w, rv_i)
INSN_LASX(xvpickve2gr_d, rv_i)
INSN_LASX(xvpickve2gr_wu, rv_i)
INSN_LASX(xvpickve2gr_du, rv_i)
INSN_LASX(xvreplgr2vr_b, vr)
INSN_LASX(xvreplgr2vr_h, vr)
INSN_LASX(xvreplgr2vr_w, vr)

212
target/loongarch/insn_trans/trans_vec.c.inc
View File

@ -4829,209 +4829,77 @@ TRANS(xvsetallnez_h, LASX, gen_cx, gen_helper_vsetallnez_h)
TRANS(xvsetallnez_w, LASX, gen_cx, gen_helper_vsetallnez_w)
TRANS(xvsetallnez_d, LASX, gen_cx, gen_helper_vsetallnez_d)
static bool trans_vinsgr2vr_b(DisasContext *ctx, arg_vr_i *a)
static bool gen_g2v_vl(DisasContext *ctx, arg_vr_i *a, uint32_t oprsz, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv src = gpr_src(ctx, a->rj, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
if (!check_vec(ctx, oprsz)) {
return true;
}
tcg_gen_st8_i64(src, cpu_env,
offsetof(CPULoongArchState, fpr[a->vd].vreg.B(a->imm)));
func(src, cpu_env, vec_reg_offset(a->vd, a->imm, mop));
return true;
}
static bool trans_vinsgr2vr_h(DisasContext *ctx, arg_vr_i *a)
static bool gen_g2v(DisasContext *ctx, arg_vr_i *a, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv src = gpr_src(ctx, a->rj, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_st16_i64(src, cpu_env,
offsetof(CPULoongArchState, fpr[a->vd].vreg.H(a->imm)));
return true;
return gen_g2v_vl(ctx, a, 16, mop, func);
}
static bool trans_vinsgr2vr_w(DisasContext *ctx, arg_vr_i *a)
static bool gen_g2x(DisasContext *ctx, arg_vr_i *a, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv src = gpr_src(ctx, a->rj, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_st32_i64(src, cpu_env,
offsetof(CPULoongArchState, fpr[a->vd].vreg.W(a->imm)));
return true;
return gen_g2v_vl(ctx, a, 32, mop, func);
}
static bool trans_vinsgr2vr_d(DisasContext *ctx, arg_vr_i *a)
{
TCGv src = gpr_src(ctx, a->rj, EXT_NONE);
TRANS(vinsgr2vr_b, LSX, gen_g2v, MO_8, tcg_gen_st8_i64)
TRANS(vinsgr2vr_h, LSX, gen_g2v, MO_16, tcg_gen_st16_i64)
TRANS(vinsgr2vr_w, LSX, gen_g2v, MO_32, tcg_gen_st32_i64)
TRANS(vinsgr2vr_d, LSX, gen_g2v, MO_64, tcg_gen_st_i64)
TRANS(xvinsgr2vr_w, LASX, gen_g2x, MO_32, tcg_gen_st32_i64)
TRANS(xvinsgr2vr_d, LASX, gen_g2x, MO_64, tcg_gen_st_i64)
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_st_i64(src, cpu_env,
offsetof(CPULoongArchState, fpr[a->vd].vreg.D(a->imm)));
return true;
}
static bool trans_vpickve2gr_b(DisasContext *ctx, arg_rv_i *a)
static bool gen_v2g_vl(DisasContext *ctx, arg_rv_i *a, uint32_t oprsz, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
if (!check_vec(ctx, oprsz)) {
return true;
}
tcg_gen_ld8s_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.B(a->imm)));
func(dst, cpu_env, vec_reg_offset(a->vj, a->imm, mop));
return true;
}
static bool trans_vpickve2gr_h(DisasContext *ctx, arg_rv_i *a)
static bool gen_v2g(DisasContext *ctx, arg_rv_i *a, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld16s_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.H(a->imm)));
return true;
return gen_v2g_vl(ctx, a, 16, mop, func);
}
static bool trans_vpickve2gr_w(DisasContext *ctx, arg_rv_i *a)
static bool gen_x2g(DisasContext *ctx, arg_rv_i *a, MemOp mop,
void (*func)(TCGv, TCGv_ptr, tcg_target_long))
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld32s_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.W(a->imm)));
return true;
return gen_v2g_vl(ctx, a, 32, mop, func);
}
static bool trans_vpickve2gr_d(DisasContext *ctx, arg_rv_i *a)
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.D(a->imm)));
return true;
}
static bool trans_vpickve2gr_bu(DisasContext *ctx, arg_rv_i *a)
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld8u_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.B(a->imm)));
return true;
}
static bool trans_vpickve2gr_hu(DisasContext *ctx, arg_rv_i *a)
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld16u_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.H(a->imm)));
return true;
}
static bool trans_vpickve2gr_wu(DisasContext *ctx, arg_rv_i *a)
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld32u_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.W(a->imm)));
return true;
}
static bool trans_vpickve2gr_du(DisasContext *ctx, arg_rv_i *a)
{
TCGv dst = gpr_dst(ctx, a->rd, EXT_NONE);
if (!avail_LSX(ctx)) {
return false;
}
if (!check_vec(ctx, 16)) {
return true;
}
tcg_gen_ld_i64(dst, cpu_env,
offsetof(CPULoongArchState, fpr[a->vj].vreg.D(a->imm)));
return true;
}
TRANS(vpickve2gr_b, LSX, gen_v2g, MO_8, tcg_gen_ld8s_i64)
TRANS(vpickve2gr_h, LSX, gen_v2g, MO_16, tcg_gen_ld16s_i64)
TRANS(vpickve2gr_w, LSX, gen_v2g, MO_32, tcg_gen_ld32s_i64)
TRANS(vpickve2gr_d, LSX, gen_v2g, MO_64, tcg_gen_ld_i64)
TRANS(vpickve2gr_bu, LSX, gen_v2g, MO_8, tcg_gen_ld8u_i64)
TRANS(vpickve2gr_hu, LSX, gen_v2g, MO_16, tcg_gen_ld16u_i64)
TRANS(vpickve2gr_wu, LSX, gen_v2g, MO_32, tcg_gen_ld32u_i64)
TRANS(vpickve2gr_du, LSX, gen_v2g, MO_64, tcg_gen_ld_i64)
TRANS(xvpickve2gr_w, LASX, gen_x2g, MO_32, tcg_gen_ld32s_i64)
TRANS(xvpickve2gr_d, LASX, gen_x2g, MO_64, tcg_gen_ld_i64)
TRANS(xvpickve2gr_wu, LASX, gen_x2g, MO_32, tcg_gen_ld32u_i64)
TRANS(xvpickve2gr_du, LASX, gen_x2g, MO_64, tcg_gen_ld_i64)
static bool gvec_dup_vl(DisasContext *ctx, arg_vr *a,
uint32_t oprsz, MemOp mop)

7
target/loongarch/insns.decode
View File

@ -1976,6 +1976,13 @@ xvsetallnez_h 0111 01101001 11001 01101 ..... 00 ... @cv
xvsetallnez_w 0111 01101001 11001 01110 ..... 00 ... @cv
xvsetallnez_d 0111 01101001 11001 01111 ..... 00 ... @cv
xvinsgr2vr_w 0111 01101110 10111 10 ... ..... ..... @vr_ui3
xvinsgr2vr_d 0111 01101110 10111 110 .. ..... ..... @vr_ui2
xvpickve2gr_w 0111 01101110 11111 10 ... ..... ..... @rv_ui3
xvpickve2gr_d 0111 01101110 11111 110 .. ..... ..... @rv_ui2
xvpickve2gr_wu 0111 01101111 00111 10 ... ..... ..... @rv_ui3
xvpickve2gr_du 0111 01101111 00111 110 .. ..... ..... @rv_ui2
xvreplgr2vr_b 0111 01101001 11110 00000 ..... ..... @vr
xvreplgr2vr_h 0111 01101001 11110 00001 ..... ..... @vr
xvreplgr2vr_w 0111 01101001 11110 00010 ..... ..... @vr

12
target/loongarch/translate.c
View File

@ -37,6 +37,18 @@ static inline int vec_full_offset(int regno)
return offsetof(CPULoongArchState, fpr[regno]);
}
static inline int vec_reg_offset(int regno, int index, MemOp mop)
{
const uint8_t size = 1 << mop;
int offs = index * size;
if (HOST_BIG_ENDIAN && size < 8 ) {
offs ^= (8 - size);
}
return offs + vec_full_offset(regno);
}
static inline void get_vreg64(TCGv_i64 dest, int regno, int index)
{
tcg_gen_ld_i64(dest, cpu_env,