target-mips: correctly handle access to unimplemented CP0 register

Browse Source

Release 6 limits the number of cases where software can cause UNDEFINED or
UNPREDICTABLE behaviour. In this case, when accessing reserved / unimplemented
CP0 register, writes are ignored and reads return 0.

In pre-R6 the behaviour is not specified, but generating RI exception is not
what the real HW does.

Additionally, remove CP0 Random register as it became reserved in Release 6.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Reviewed-by: Yongbok Kim <yongbok.kim@imgtec.com>

...

This commit is contained in:

Leon Alrae 2014-07-11 16:11:35 +01:00

parent ba801af429

commit f31b035a9f

1 changed files with 260 additions and 278 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

538

target-mips/translate.c

View File

File diff suppressed because it is too large Load Diff