target-sparc: Revert setting cpu_dst to gen_dest_gpr
There is some read-after-write error within the OP=2 insns which prevents setting cpu_dst to the real output register. Until this is found and fixed, always write to a temporary first. Cc: Blue Swirl <blauwirbel@gmail.com> Cc: Aurelien Jarno <aurelien@aurel32.net> Signed-off-by: Richard Henderson <rth@twiddle.net> Tested-by: Aurelien Jarno <aurelien@aurel32.net> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
742a40229d
commit
e7d51b3450
@ -2633,7 +2633,7 @@ static void disas_sparc_insn(DisasContext * dc, unsigned int insn)
|
||||
case 2: /* FPU & Logical Operations */
|
||||
{
|
||||
unsigned int xop = GET_FIELD(insn, 7, 12);
|
||||
TCGv cpu_dst = gen_dest_gpr(dc, rd);
|
||||
TCGv cpu_dst = get_temp_tl(dc);
|
||||
TCGv cpu_tmp0;
|
||||
|
||||
if (xop == 0x3a) { /* generate trap */
|
||||
|
Loading…
Reference in New Issue
Block a user