mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Spell "unkown" correctly in error_report() arguments

Browse Source 
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Signed-off-by: Stefan Hajnoczi <stefanha@linux.vnet.ibm.com>
This commit is contained in:
Markus Armbruster 2011-06-22 14:03:56 +02:00 committed by Stefan Hajnoczi
parent 9d42e15dc9
commit dd3d677512
6 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hw/lm32_sys.c
View File

@ -83,7 +83,7 @@ static void sys_write(void *opaque, target_phys_addr_t addr, uint32_t value)
break; break;
default: default:
error_report("lm32_sys: write access to unkown register 0x" error_report("lm32_sys: write access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }

4
hw/lm32_timer.c
View File

@ -86,7 +86,7 @@ static uint32_t timer_read(void *opaque, target_phys_addr_t addr)
r = (uint32_t)ptimer_get_count(s->ptimer); r = (uint32_t)ptimer_get_count(s->ptimer);
break; break;
default: default:
error_report("lm32_timer: read access to unkown register 0x" error_report("lm32_timer: read access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }
@ -124,7 +124,7 @@ static void timer_write(void *opaque, target_phys_addr_t addr, uint32_t value)
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
default: default:
error_report("lm32_timer: write access to unkown register 0x" error_report("lm32_timer: write access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }

4
hw/lm32_uart.c
View File

@ -149,7 +149,7 @@ static uint32_t uart_read(void *opaque, target_phys_addr_t addr)
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
default: default:
error_report("lm32_uart: read access to unkown register 0x" error_report("lm32_uart: read access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }
@ -185,7 +185,7 @@ static void uart_write(void *opaque, target_phys_addr_t addr, uint32_t value)
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
default: default:
error_report("lm32_uart: write access to unkown register 0x" error_report("lm32_uart: write access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }

4
hw/milkymist-ac97.c
View File

@ -103,7 +103,7 @@ static uint32_t ac97_read(void *opaque, target_phys_addr_t addr)
break; break;
default: default:
error_report("milkymist_ac97: read access to unkown register 0x" error_report("milkymist_ac97: read access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }
@ -152,7 +152,7 @@ static void ac97_write(void *opaque, target_phys_addr_t addr, uint32_t value)
break; break;
default: default:
error_report("milkymist_ac97: write access to unkown register 0x" error_report("milkymist_ac97: write access to unknown register 0x"
TARGET_FMT_plx, addr); TARGET_FMT_plx, addr);
break; break;
} }

4
hw/milkymist-memcard.c
View File

@ -154,7 +154,7 @@ static uint32_t memcard_read(void *opaque, target_phys_addr_t addr)
break; break;
default: default:
error_report("milkymist_memcard: read access to unkown register 0x" error_report("milkymist_memcard: read access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }
@ -210,7 +210,7 @@ static void memcard_write(void *opaque, target_phys_addr_t addr, uint32_t value)
break; break;
default: default:
error_report("milkymist_memcard: write access to unkown register 0x" error_report("milkymist_memcard: write access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }

4
hw/milkymist-sysctl.c
View File

@ -119,7 +119,7 @@ static uint32_t sysctl_read(void *opaque, target_phys_addr_t addr)
break; break;
default: default:
error_report("milkymist_sysctl: read access to unkown register 0x" error_report("milkymist_sysctl: read access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }
@ -189,7 +189,7 @@ static void sysctl_write(void *opaque, target_phys_addr_t addr, uint32_t value)
break; break;
default: default:
error_report("milkymist_sysctl: write access to unkown register 0x" error_report("milkymist_sysctl: write access to unknown register 0x"
TARGET_FMT_plx, addr << 2); TARGET_FMT_plx, addr << 2);
break; break;
} }