mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target-alpha: Implement cpys{, n, e} inline.

Browse Source 
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
Richard Henderson 2010-04-12 16:12:20 -07:00 committed by Aurelien Jarno
parent caa972256d
commit dc96be4b97
3 changed files with 75 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target-alpha/helper.h
View File

@ -77,10 +77,6 @@ DEF_HELPER_FLAGS_2(cmpgeq, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_2(cmpgle, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_2(cmpglt, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_2(cpys, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_2(cpysn, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_2(cpyse, TCG_CALL_CONST | TCG_CALL_PURE, i64, i64, i64)
DEF_HELPER_FLAGS_1(cvtts, TCG_CALL_CONST, i64, i64)
DEF_HELPER_FLAGS_1(cvtst, TCG_CALL_CONST, i64, i64)
DEF_HELPER_FLAGS_1(cvtqs, TCG_CALL_CONST, i64, i64)

18
target-alpha/op_helper.c
View File

@ -921,24 +921,6 @@ uint64_t helper_sqrtt (uint64_t a)
return float64_to_t(fr);
}
/* Sign copy */
uint64_t helper_cpys(uint64_t a, uint64_t b)
{
return (a & 0x8000000000000000ULL) | (b & ~0x8000000000000000ULL);
}
uint64_t helper_cpysn(uint64_t a, uint64_t b)
{
return ((~a) & 0x8000000000000000ULL) | (b & ~0x8000000000000000ULL);
}
uint64_t helper_cpyse(uint64_t a, uint64_t b)
{
return (a & 0xFFF0000000000000ULL) | (b & ~0xFFF0000000000000ULL);
}
/* Comparisons */
uint64_t helper_cmptun (uint64_t a, uint64_t b)
{

79
target-alpha/translate.c
View File

@ -774,6 +774,81 @@ static inline void glue(gen_f, name)(DisasContext *ctx, \
IEEE_INTCVT(cvtqs)
IEEE_INTCVT(cvtqt)
static void gen_cpys_internal(int ra, int rb, int rc, int inv_a, uint64_t mask)
{
TCGv va, vb, vmask;
int za = 0, zb = 0;
if (unlikely(rc == 31)) {
return;
}
vmask = tcg_const_i64(mask);
TCGV_UNUSED_I64(va);
if (ra == 31) {
if (inv_a) {
va = vmask;
} else {
za = 1;
}
} else {
va = tcg_temp_new_i64();
tcg_gen_mov_i64(va, cpu_fir[ra]);
if (inv_a) {
tcg_gen_andc_i64(va, vmask, va);
} else {
tcg_gen_and_i64(va, va, vmask);
}
}
TCGV_UNUSED_I64(vb);
if (rb == 31) {
zb = 1;
} else {
vb = tcg_temp_new_i64();
tcg_gen_andc_i64(vb, cpu_fir[rb], vmask);
}
switch (za << 1 | zb) {
case 0 | 0:
tcg_gen_or_i64(cpu_fir[rc], va, vb);
break;
case 0 | 1:
tcg_gen_mov_i64(cpu_fir[rc], va);
break;
case 2 | 0:
tcg_gen_mov_i64(cpu_fir[rc], vb);
break;
case 2 | 1:
tcg_gen_movi_i64(cpu_fir[rc], 0);
break;
}
tcg_temp_free(vmask);
if (ra != 31) {
tcg_temp_free(va);
}
if (rb != 31) {
tcg_temp_free(vb);
}
}
static inline void gen_fcpys(int ra, int rb, int rc)
{
gen_cpys_internal(ra, rb, rc, 0, 0x8000000000000000ULL);
}
static inline void gen_fcpysn(int ra, int rb, int rc)
{
gen_cpys_internal(ra, rb, rc, 1, 0x8000000000000000ULL);
}
static inline void gen_fcpyse(int ra, int rb, int rc)
{
gen_cpys_internal(ra, rb, rc, 0, 0xFFF0000000000000ULL);
}
#define FARITH3(name) \
static inline void glue(gen_f, name)(int ra, int rb, int rc) \
{ \
@ -802,10 +877,6 @@ static inline void glue(gen_f, name)(int ra, int rb, int rc) \
tcg_temp_free(vb); \
} \
}
/* ??? Ought to expand these inline; simple masking operations. */
FARITH3(cpys)
FARITH3(cpysn)
FARITH3(cpyse)
/* ??? VAX instruction qualifiers ignored. */
FARITH3(addf)