-----BEGIN PGP SIGNATURE-----
iQIcBAABAgAGBQJYYqpMAAoJEPMMOL0/L748XoIP/i+Nwb3SjQWJG4J8dJgIBxuO rNYkehTVS+VcPXf0m/swA7Il4TFQhbgHjxapqMDneeoV6G7MMRTElZ91ws5a9YbP 9d4WlJh1LBbr7uBcXHpBpQOaZaL9ng0P07erXznGQ6NWsZ0IpEj+6rxMHEFAtWDn J44+6Ea7dMCyZFI0ASJXIm7FA24sBwK/AK1VTFeRq0TU66zFD7AfVBiMuW9J1oFU kiwSw7jQalfpypUA3vcSv8KCh/itxoxaz1ZUKkeOfraqCgMf3Vte6eqMxcVd2+0y OYSPpQo6jCXHNf+NIC2edpFUf+loEybdhtidqNoxLaunC+XmYXuApu+FAD1ZjPvU gghqpObEzqcrIxtPkIKDI54iwfBJSWRkIDlUWFspwiegvdO05Inf9+3yADLBCKQm x53iGUhNII1RGnADhEV7XCakfQjsEDtWMBF0v6Ty4BGyZfiB5BHxkBMDU6N8FtFx 8VYAfU/kDA1Mz6l65AuU9fwEGrBOI8g7pISLRhCVRdouBH6IDoonKm/5qkNwpxnl UsL2bJ2v38ABcI0v5TGgGpuLWQVxw5OcByMGUsq5lBwyojAZhCiyKuMp0DYrtdD/ SN6rSpSRer47zWyyj1RYsbwdPVSqGueZbKD/oXCxAuWWdLqCa4MoqddrG2EqFdMy UeZpjr4O4Mf3RsY7nRSs =vYbn -----END PGP SIGNATURE----- Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.9-pull-request' into staging # gpg: Signature made Tue 27 Dec 2016 17:52:12 GMT # gpg: using RSA key 0xF30C38BD3F2FBE3C # gpg: Good signature from "Laurent Vivier <lvivier@redhat.com>" # gpg: aka "Laurent Vivier <laurent@vivier.eu>" # gpg: aka "Laurent Vivier (Red Hat) <lvivier@redhat.com>" # Primary key fingerprint: CD2F 75DD C8E3 A4DC 2E4F 5173 F30C 38BD 3F2F BE3C * remotes/vivier/tags/m68k-for-2.9-pull-request: target-m68k: free TCG variables that are not target-m68k: add rol/ror/roxl/roxr instructions target-m68k: Inline shifts target-m68k: Do not cpu_abort on undefined insns target-m68k: Implement 680x0 movem target-m68k: add cas/cas2 ops target-m68k: add abcd/sbcd/nbcd target-m68k: add 680x0 divu/divs variants target-m68k: add 64bit mull target-m68k: add cmpm target-m68k: Split gen_lea and gen_ea target-m68k: Delay autoinc writeback Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
commit
dbe2b65566
@ -2864,6 +2864,13 @@ void cpu_loop(CPUM68KState *env)
|
||||
info._sifields._sigfault._addr = env->pc;
|
||||
queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
|
||||
break;
|
||||
case EXCP_DIV0:
|
||||
info.si_signo = TARGET_SIGFPE;
|
||||
info.si_errno = 0;
|
||||
info.si_code = TARGET_FPE_INTDIV;
|
||||
info._sifields._sigfault._addr = env->pc;
|
||||
queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
|
||||
break;
|
||||
case EXCP_TRAP0:
|
||||
{
|
||||
abi_long ret;
|
||||
|
@ -95,10 +95,6 @@ typedef struct CPUM68KState {
|
||||
uint32_t macsr;
|
||||
uint32_t mac_mask;
|
||||
|
||||
/* Temporary storage for DIV helpers. */
|
||||
uint32_t div1;
|
||||
uint32_t div2;
|
||||
|
||||
/* MMU status. */
|
||||
struct {
|
||||
uint32_t ar;
|
||||
|
@ -284,58 +284,6 @@ void HELPER(set_sr)(CPUM68KState *env, uint32_t val)
|
||||
m68k_switch_sp(env);
|
||||
}
|
||||
|
||||
uint32_t HELPER(shl_cc)(CPUM68KState *env, uint32_t val, uint32_t shift)
|
||||
{
|
||||
uint64_t result;
|
||||
|
||||
shift &= 63;
|
||||
result = (uint64_t)val << shift;
|
||||
|
||||
env->cc_c = (result >> 32) & 1;
|
||||
env->cc_n = result;
|
||||
env->cc_z = result;
|
||||
env->cc_v = 0;
|
||||
env->cc_x = shift ? env->cc_c : env->cc_x;
|
||||
|
||||
return result;
|
||||
}
|
||||
|
||||
uint32_t HELPER(shr_cc)(CPUM68KState *env, uint32_t val, uint32_t shift)
|
||||
{
|
||||
uint64_t temp;
|
||||
uint32_t result;
|
||||
|
||||
shift &= 63;
|
||||
temp = (uint64_t)val << 32 >> shift;
|
||||
result = temp >> 32;
|
||||
|
||||
env->cc_c = (temp >> 31) & 1;
|
||||
env->cc_n = result;
|
||||
env->cc_z = result;
|
||||
env->cc_v = 0;
|
||||
env->cc_x = shift ? env->cc_c : env->cc_x;
|
||||
|
||||
return result;
|
||||
}
|
||||
|
||||
uint32_t HELPER(sar_cc)(CPUM68KState *env, uint32_t val, uint32_t shift)
|
||||
{
|
||||
uint64_t temp;
|
||||
uint32_t result;
|
||||
|
||||
shift &= 63;
|
||||
temp = (int64_t)val << 32 >> shift;
|
||||
result = temp >> 32;
|
||||
|
||||
env->cc_c = (temp >> 31) & 1;
|
||||
env->cc_n = result;
|
||||
env->cc_z = result;
|
||||
env->cc_v = result ^ val;
|
||||
env->cc_x = shift ? env->cc_c : env->cc_x;
|
||||
|
||||
return result;
|
||||
}
|
||||
|
||||
/* FPU helpers. */
|
||||
uint32_t HELPER(f64_to_i32)(CPUM68KState *env, float64 val)
|
||||
{
|
||||
|
@ -1,13 +1,16 @@
|
||||
DEF_HELPER_1(bitrev, i32, i32)
|
||||
DEF_HELPER_1(ff1, i32, i32)
|
||||
DEF_HELPER_FLAGS_2(sats, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
||||
DEF_HELPER_2(divu, void, env, i32)
|
||||
DEF_HELPER_2(divs, void, env, i32)
|
||||
DEF_HELPER_3(shl_cc, i32, env, i32, i32)
|
||||
DEF_HELPER_3(shr_cc, i32, env, i32, i32)
|
||||
DEF_HELPER_3(sar_cc, i32, env, i32, i32)
|
||||
DEF_HELPER_3(divuw, void, env, int, i32)
|
||||
DEF_HELPER_3(divsw, void, env, int, s32)
|
||||
DEF_HELPER_4(divul, void, env, int, int, i32)
|
||||
DEF_HELPER_4(divsl, void, env, int, int, s32)
|
||||
DEF_HELPER_4(divull, void, env, int, int, i32)
|
||||
DEF_HELPER_4(divsll, void, env, int, int, s32)
|
||||
DEF_HELPER_2(set_sr, void, env, i32)
|
||||
DEF_HELPER_3(movec, void, env, i32, i32)
|
||||
DEF_HELPER_4(cas2w, void, env, i32, i32, i32)
|
||||
DEF_HELPER_4(cas2l, void, env, i32, i32, i32)
|
||||
|
||||
DEF_HELPER_2(f64_to_i32, f32, env, f64)
|
||||
DEF_HELPER_2(f64_to_f32, f32, env, f64)
|
||||
|
@ -166,12 +166,17 @@ bool m68k_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||
return false;
|
||||
}
|
||||
|
||||
static void raise_exception(CPUM68KState *env, int tt)
|
||||
static void raise_exception_ra(CPUM68KState *env, int tt, uintptr_t raddr)
|
||||
{
|
||||
CPUState *cs = CPU(m68k_env_get_cpu(env));
|
||||
|
||||
cs->exception_index = tt;
|
||||
cpu_loop_exit(cs);
|
||||
cpu_loop_exit_restore(cs, raddr);
|
||||
}
|
||||
|
||||
static void raise_exception(CPUM68KState *env, int tt)
|
||||
{
|
||||
raise_exception_ra(env, tt, 0);
|
||||
}
|
||||
|
||||
void HELPER(raise_exception)(CPUM68KState *env, uint32_t tt)
|
||||
@ -179,51 +184,288 @@ void HELPER(raise_exception)(CPUM68KState *env, uint32_t tt)
|
||||
raise_exception(env, tt);
|
||||
}
|
||||
|
||||
void HELPER(divu)(CPUM68KState *env, uint32_t word)
|
||||
void HELPER(divuw)(CPUM68KState *env, int destr, uint32_t den)
|
||||
{
|
||||
uint32_t num;
|
||||
uint32_t den;
|
||||
uint32_t quot;
|
||||
uint32_t num = env->dregs[destr];
|
||||
uint32_t quot, rem;
|
||||
|
||||
if (den == 0) {
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_c = 0; /* always cleared, even if overflow */
|
||||
if (quot > 0xffff) {
|
||||
env->cc_v = -1;
|
||||
/* real 68040 keeps N and unset Z on overflow,
|
||||
* whereas documentation says "undefined"
|
||||
*/
|
||||
env->cc_z = 1;
|
||||
return;
|
||||
}
|
||||
env->dregs[destr] = deposit32(quot, 16, 16, rem);
|
||||
env->cc_z = (int16_t)quot;
|
||||
env->cc_n = (int16_t)quot;
|
||||
env->cc_v = 0;
|
||||
}
|
||||
|
||||
void HELPER(divsw)(CPUM68KState *env, int destr, int32_t den)
|
||||
{
|
||||
int32_t num = env->dregs[destr];
|
||||
uint32_t quot, rem;
|
||||
|
||||
if (den == 0) {
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_c = 0; /* always cleared, even if overflow */
|
||||
if (quot != (int16_t)quot) {
|
||||
env->cc_v = -1;
|
||||
/* nothing else is modified */
|
||||
/* real 68040 keeps N and unset Z on overflow,
|
||||
* whereas documentation says "undefined"
|
||||
*/
|
||||
env->cc_z = 1;
|
||||
return;
|
||||
}
|
||||
env->dregs[destr] = deposit32(quot, 16, 16, rem);
|
||||
env->cc_z = (int16_t)quot;
|
||||
env->cc_n = (int16_t)quot;
|
||||
env->cc_v = 0;
|
||||
}
|
||||
|
||||
void HELPER(divul)(CPUM68KState *env, int numr, int regr, uint32_t den)
|
||||
{
|
||||
uint32_t num = env->dregs[numr];
|
||||
uint32_t quot, rem;
|
||||
|
||||
if (den == 0) {
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_c = 0;
|
||||
env->cc_z = quot;
|
||||
env->cc_n = quot;
|
||||
env->cc_v = 0;
|
||||
|
||||
if (m68k_feature(env, M68K_FEATURE_CF_ISA_A)) {
|
||||
if (numr == regr) {
|
||||
env->dregs[numr] = quot;
|
||||
} else {
|
||||
env->dregs[regr] = rem;
|
||||
}
|
||||
} else {
|
||||
env->dregs[regr] = rem;
|
||||
env->dregs[numr] = quot;
|
||||
}
|
||||
}
|
||||
|
||||
void HELPER(divsl)(CPUM68KState *env, int numr, int regr, int32_t den)
|
||||
{
|
||||
int32_t num = env->dregs[numr];
|
||||
int32_t quot, rem;
|
||||
|
||||
if (den == 0) {
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_c = 0;
|
||||
env->cc_z = quot;
|
||||
env->cc_n = quot;
|
||||
env->cc_v = 0;
|
||||
|
||||
if (m68k_feature(env, M68K_FEATURE_CF_ISA_A)) {
|
||||
if (numr == regr) {
|
||||
env->dregs[numr] = quot;
|
||||
} else {
|
||||
env->dregs[regr] = rem;
|
||||
}
|
||||
} else {
|
||||
env->dregs[regr] = rem;
|
||||
env->dregs[numr] = quot;
|
||||
}
|
||||
}
|
||||
|
||||
void HELPER(divull)(CPUM68KState *env, int numr, int regr, uint32_t den)
|
||||
{
|
||||
uint64_t num = deposit64(env->dregs[numr], 32, 32, env->dregs[regr]);
|
||||
uint64_t quot;
|
||||
uint32_t rem;
|
||||
|
||||
num = env->div1;
|
||||
den = env->div2;
|
||||
/* ??? This needs to make sure the throwing location is accurate. */
|
||||
if (den == 0) {
|
||||
raise_exception(env, EXCP_DIV0);
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_v = (word && quot > 0xffff ? -1 : 0);
|
||||
env->cc_c = 0; /* always cleared, even if overflow */
|
||||
if (quot > 0xffffffffULL) {
|
||||
env->cc_v = -1;
|
||||
/* real 68040 keeps N and unset Z on overflow,
|
||||
* whereas documentation says "undefined"
|
||||
*/
|
||||
env->cc_z = 1;
|
||||
return;
|
||||
}
|
||||
env->cc_z = quot;
|
||||
env->cc_n = quot;
|
||||
env->cc_c = 0;
|
||||
env->cc_v = 0;
|
||||
|
||||
env->div1 = quot;
|
||||
env->div2 = rem;
|
||||
/*
|
||||
* If Dq and Dr are the same, the quotient is returned.
|
||||
* therefore we set Dq last.
|
||||
*/
|
||||
|
||||
env->dregs[regr] = rem;
|
||||
env->dregs[numr] = quot;
|
||||
}
|
||||
|
||||
void HELPER(divs)(CPUM68KState *env, uint32_t word)
|
||||
void HELPER(divsll)(CPUM68KState *env, int numr, int regr, int32_t den)
|
||||
{
|
||||
int32_t num;
|
||||
int32_t den;
|
||||
int32_t quot;
|
||||
int64_t num = deposit64(env->dregs[numr], 32, 32, env->dregs[regr]);
|
||||
int64_t quot;
|
||||
int32_t rem;
|
||||
|
||||
num = env->div1;
|
||||
den = env->div2;
|
||||
if (den == 0) {
|
||||
raise_exception(env, EXCP_DIV0);
|
||||
raise_exception_ra(env, EXCP_DIV0, GETPC());
|
||||
}
|
||||
quot = num / den;
|
||||
rem = num % den;
|
||||
|
||||
env->cc_v = (word && quot != (int16_t)quot ? -1 : 0);
|
||||
env->cc_c = 0; /* always cleared, even if overflow */
|
||||
if (quot != (int32_t)quot) {
|
||||
env->cc_v = -1;
|
||||
/* real 68040 keeps N and unset Z on overflow,
|
||||
* whereas documentation says "undefined"
|
||||
*/
|
||||
env->cc_z = 1;
|
||||
return;
|
||||
}
|
||||
env->cc_z = quot;
|
||||
env->cc_n = quot;
|
||||
env->cc_c = 0;
|
||||
env->cc_v = 0;
|
||||
|
||||
env->div1 = quot;
|
||||
env->div2 = rem;
|
||||
/*
|
||||
* If Dq and Dr are the same, the quotient is returned.
|
||||
* therefore we set Dq last.
|
||||
*/
|
||||
|
||||
env->dregs[regr] = rem;
|
||||
env->dregs[numr] = quot;
|
||||
}
|
||||
|
||||
void HELPER(cas2w)(CPUM68KState *env, uint32_t regs, uint32_t a1, uint32_t a2)
|
||||
{
|
||||
uint32_t Dc1 = extract32(regs, 9, 3);
|
||||
uint32_t Dc2 = extract32(regs, 6, 3);
|
||||
uint32_t Du1 = extract32(regs, 3, 3);
|
||||
uint32_t Du2 = extract32(regs, 0, 3);
|
||||
int16_t c1 = env->dregs[Dc1];
|
||||
int16_t c2 = env->dregs[Dc2];
|
||||
int16_t u1 = env->dregs[Du1];
|
||||
int16_t u2 = env->dregs[Du2];
|
||||
int16_t l1, l2;
|
||||
uintptr_t ra = GETPC();
|
||||
|
||||
if (parallel_cpus) {
|
||||
/* Tell the main loop we need to serialize this insn. */
|
||||
cpu_loop_exit_atomic(ENV_GET_CPU(env), ra);
|
||||
} else {
|
||||
/* We're executing in a serial context -- no need to be atomic. */
|
||||
l1 = cpu_lduw_data_ra(env, a1, ra);
|
||||
l2 = cpu_lduw_data_ra(env, a2, ra);
|
||||
if (l1 == c1 && l2 == c2) {
|
||||
cpu_stw_data_ra(env, a1, u1, ra);
|
||||
cpu_stw_data_ra(env, a2, u2, ra);
|
||||
}
|
||||
}
|
||||
|
||||
if (c1 != l1) {
|
||||
env->cc_n = l1;
|
||||
env->cc_v = c1;
|
||||
} else {
|
||||
env->cc_n = l2;
|
||||
env->cc_v = c2;
|
||||
}
|
||||
env->cc_op = CC_OP_CMPW;
|
||||
env->dregs[Dc1] = deposit32(env->dregs[Dc1], 0, 16, l1);
|
||||
env->dregs[Dc2] = deposit32(env->dregs[Dc2], 0, 16, l2);
|
||||
}
|
||||
|
||||
void HELPER(cas2l)(CPUM68KState *env, uint32_t regs, uint32_t a1, uint32_t a2)
|
||||
{
|
||||
uint32_t Dc1 = extract32(regs, 9, 3);
|
||||
uint32_t Dc2 = extract32(regs, 6, 3);
|
||||
uint32_t Du1 = extract32(regs, 3, 3);
|
||||
uint32_t Du2 = extract32(regs, 0, 3);
|
||||
uint32_t c1 = env->dregs[Dc1];
|
||||
uint32_t c2 = env->dregs[Dc2];
|
||||
uint32_t u1 = env->dregs[Du1];
|
||||
uint32_t u2 = env->dregs[Du2];
|
||||
uint32_t l1, l2;
|
||||
uintptr_t ra = GETPC();
|
||||
#if defined(CONFIG_ATOMIC64) && !defined(CONFIG_USER_ONLY)
|
||||
int mmu_idx = cpu_mmu_index(env, 0);
|
||||
TCGMemOpIdx oi;
|
||||
#endif
|
||||
|
||||
if (parallel_cpus) {
|
||||
/* We're executing in a parallel context -- must be atomic. */
|
||||
#ifdef CONFIG_ATOMIC64
|
||||
uint64_t c, u, l;
|
||||
if ((a1 & 7) == 0 && a2 == a1 + 4) {
|
||||
c = deposit64(c2, 32, 32, c1);
|
||||
u = deposit64(u2, 32, 32, u1);
|
||||
#ifdef CONFIG_USER_ONLY
|
||||
l = helper_atomic_cmpxchgq_be(env, a1, c, u);
|
||||
#else
|
||||
oi = make_memop_idx(MO_BEQ, mmu_idx);
|
||||
l = helper_atomic_cmpxchgq_be_mmu(env, a1, c, u, oi, ra);
|
||||
#endif
|
||||
l1 = l >> 32;
|
||||
l2 = l;
|
||||
} else if ((a2 & 7) == 0 && a1 == a2 + 4) {
|
||||
c = deposit64(c1, 32, 32, c2);
|
||||
u = deposit64(u1, 32, 32, u2);
|
||||
#ifdef CONFIG_USER_ONLY
|
||||
l = helper_atomic_cmpxchgq_be(env, a2, c, u);
|
||||
#else
|
||||
oi = make_memop_idx(MO_BEQ, mmu_idx);
|
||||
l = helper_atomic_cmpxchgq_be_mmu(env, a2, c, u, oi, ra);
|
||||
#endif
|
||||
l2 = l >> 32;
|
||||
l1 = l;
|
||||
} else
|
||||
#endif
|
||||
{
|
||||
/* Tell the main loop we need to serialize this insn. */
|
||||
cpu_loop_exit_atomic(ENV_GET_CPU(env), ra);
|
||||
}
|
||||
} else {
|
||||
/* We're executing in a serial context -- no need to be atomic. */
|
||||
l1 = cpu_ldl_data_ra(env, a1, ra);
|
||||
l2 = cpu_ldl_data_ra(env, a2, ra);
|
||||
if (l1 == c1 && l2 == c2) {
|
||||
cpu_stl_data_ra(env, a1, u1, ra);
|
||||
cpu_stl_data_ra(env, a2, u2, ra);
|
||||
}
|
||||
}
|
||||
|
||||
if (c1 != l1) {
|
||||
env->cc_n = l1;
|
||||
env->cc_v = c1;
|
||||
} else {
|
||||
env->cc_n = l2;
|
||||
env->cc_v = c2;
|
||||
}
|
||||
env->cc_op = CC_OP_CMPL;
|
||||
env->dregs[Dc1] = l1;
|
||||
env->dregs[Dc2] = l2;
|
||||
}
|
||||
|
@ -7,7 +7,5 @@ DEFO32(CC_C, cc_c)
|
||||
DEFO32(CC_N, cc_n)
|
||||
DEFO32(CC_V, cc_v)
|
||||
DEFO32(CC_Z, cc_z)
|
||||
DEFO32(DIV1, div1)
|
||||
DEFO32(DIV2, div2)
|
||||
DEFO32(MACSR, macsr)
|
||||
DEFO32(MAC_MASK, mac_mask)
|
||||
|
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue
Block a user