target/ppc: Fix xxbrq, xxbrw
Fix a typo in xxbrq and xxbrw where we put both results into the lower
doubleword.
Fixes: 8b3b2d75c7
("introduce get_cpu_vsr{l,h}() and set_cpu_vsr{l,h}() helpers for VSR register access")
Signed-off-by: Anton Blanchard <anton@ozlabs.org>
Message-Id: <20190507004811.29968-3-anton@ozlabs.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
cf4e9363f7
commit
d47a751ada
@ -1192,7 +1192,7 @@ static void gen_xxbrq(DisasContext *ctx)
|
||||
tcg_gen_bswap64_i64(xtl, xbh);
|
||||
set_cpu_vsrl(xT(ctx->opcode), xtl);
|
||||
tcg_gen_mov_i64(xth, t0);
|
||||
set_cpu_vsrl(xT(ctx->opcode), xth);
|
||||
set_cpu_vsrh(xT(ctx->opcode), xth);
|
||||
|
||||
tcg_temp_free_i64(t0);
|
||||
tcg_temp_free_i64(xth);
|
||||
@ -1220,7 +1220,7 @@ static void gen_xxbrw(DisasContext *ctx)
|
||||
get_cpu_vsrl(xbl, xB(ctx->opcode));
|
||||
|
||||
gen_bswap32x4(xth, xtl, xbh, xbl);
|
||||
set_cpu_vsrl(xT(ctx->opcode), xth);
|
||||
set_cpu_vsrh(xT(ctx->opcode), xth);
|
||||
set_cpu_vsrl(xT(ctx->opcode), xtl);
|
||||
|
||||
tcg_temp_free_i64(xth);
|
||||
|
Loading…
Reference in New Issue
Block a user