mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

hw/intc/arm_gicv3_dist: Rename 64-bit accessors with 'q' suffix

Browse Source 
QEMU load/store API (docs/devel/loads-stores.rst) uses the 'q'
suffix for 64-bit accesses. Rename the current 'll' suffix to
have the GIC dist accessors better match the rest of the codebase.

Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-id: 20210826180704.2131949-2-philmd@redhat.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2021-08-26 20:07:03 +02:00 committed by Peter Maydell
parent 57469ed384
commit c0bb7d6114
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
hw/intc/arm_gicv3_dist.c
View File

@ -763,8 +763,8 @@ static MemTxResult gicd_writel(GICv3State *s, hwaddr offset,
} }
} }
static MemTxResult gicd_writell(GICv3State *s, hwaddr offset, static MemTxResult gicd_writeq(GICv3State *s, hwaddr offset,
uint64_t value, MemTxAttrs attrs) uint64_t value, MemTxAttrs attrs)
{ {
/* Our only 64-bit registers are GICD_IROUTER<n> */ /* Our only 64-bit registers are GICD_IROUTER<n> */
int irq; int irq;
@ -779,8 +779,8 @@ static MemTxResult gicd_writell(GICv3State *s, hwaddr offset,
} }
} }
static MemTxResult gicd_readll(GICv3State *s, hwaddr offset, static MemTxResult gicd_readq(GICv3State *s, hwaddr offset,
uint64_t *data, MemTxAttrs attrs) uint64_t *data, MemTxAttrs attrs)
{ {
/* Our only 64-bit registers are GICD_IROUTER<n> */ /* Our only 64-bit registers are GICD_IROUTER<n> */
int irq; int irq;
@ -812,7 +812,7 @@ MemTxResult gicv3_dist_read(void *opaque, hwaddr offset, uint64_t *data,
r = gicd_readl(s, offset, data, attrs); r = gicd_readl(s, offset, data, attrs);
break; break;
case 8: case 8:
r = gicd_readll(s, offset, data, attrs); r = gicd_readq(s, offset, data, attrs);
break; break;
default: default:
r = MEMTX_ERROR; r = MEMTX_ERROR;
@ -854,7 +854,7 @@ MemTxResult gicv3_dist_write(void *opaque, hwaddr offset, uint64_t data,
r = gicd_writel(s, offset, data, attrs); r = gicd_writel(s, offset, data, attrs);
break; break;
case 8: case 8:
r = gicd_writell(s, offset, data, attrs); r = gicd_writeq(s, offset, data, attrs);
break; break;
default: default:
r = MEMTX_ERROR; r = MEMTX_ERROR;