PPC: e500: fix mpic_iack address
MPIC+0xa0 is IACK for the current CPU. MPIC+0x200a0 is IACK for CPU 0. This fix allows EPR to work with an SMP target. Signed-off-by: Scott Wood <scottwood@freescale.com> Signed-off-by: Alexander Graf <agraf@suse.de>
This commit is contained in:
parent
e0dfe5b189
commit
bd25922e73
@ -505,7 +505,7 @@ void ppce500_init(PPCE500Params *params)
|
|||||||
irqs[i][OPENPIC_OUTPUT_CINT] = input[PPCE500_INPUT_CINT];
|
irqs[i][OPENPIC_OUTPUT_CINT] = input[PPCE500_INPUT_CINT];
|
||||||
env->spr[SPR_BOOKE_PIR] = cs->cpu_index = i;
|
env->spr[SPR_BOOKE_PIR] = cs->cpu_index = i;
|
||||||
env->mpic_iack = MPC8544_CCSRBAR_BASE +
|
env->mpic_iack = MPC8544_CCSRBAR_BASE +
|
||||||
MPC8544_MPIC_REGS_OFFSET + 0x200A0;
|
MPC8544_MPIC_REGS_OFFSET + 0xa0;
|
||||||
|
|
||||||
ppc_booke_timers_init(cpu, 400000000, PPC_TIMER_E500);
|
ppc_booke_timers_init(cpu, 400000000, PPC_TIMER_E500);
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user