mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target-arm: Use clrsb helper

Browse Source 
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Richard Henderson 2016-11-16 17:35:35 +01:00
parent 086920c2c8
commit bc21dbcc12
3 changed files with 4 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
target/arm/helper-a64.c
View File

@ -54,16 +54,6 @@ int64_t HELPER(sdiv64)(int64_t num, int64_t den)
return num / den; return num / den;
} }
uint64_t HELPER(cls64)(uint64_t x)
{
return clrsb64(x);
}
uint32_t HELPER(cls32)(uint32_t x)
{
return clrsb32(x);
}
uint64_t HELPER(rbit64)(uint64_t x) uint64_t HELPER(rbit64)(uint64_t x)
{ {
return revbit64(x); return revbit64(x);

2
target/arm/helper-a64.h
View File

@ -18,8 +18,6 @@
*/ */
DEF_HELPER_FLAGS_2(udiv64, TCG_CALL_NO_RWG_SE, i64, i64, i64) DEF_HELPER_FLAGS_2(udiv64, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(sdiv64, TCG_CALL_NO_RWG_SE, s64, s64, s64) DEF_HELPER_FLAGS_2(sdiv64, TCG_CALL_NO_RWG_SE, s64, s64, s64)
DEF_HELPER_FLAGS_1(cls64, TCG_CALL_NO_RWG_SE, i64, i64)
DEF_HELPER_FLAGS_1(cls32, TCG_CALL_NO_RWG_SE, i32, i32)
DEF_HELPER_FLAGS_1(rbit64, TCG_CALL_NO_RWG_SE, i64, i64) DEF_HELPER_FLAGS_1(rbit64, TCG_CALL_NO_RWG_SE, i64, i64)
DEF_HELPER_3(vfp_cmps_a64, i64, f32, f32, ptr) DEF_HELPER_3(vfp_cmps_a64, i64, f32, f32, ptr)
DEF_HELPER_3(vfp_cmpes_a64, i64, f32, f32, ptr) DEF_HELPER_3(vfp_cmpes_a64, i64, f32, f32, ptr)

8
target/arm/translate-a64.c
View File

@ -3972,11 +3972,11 @@ static void handle_cls(DisasContext *s, unsigned int sf,
tcg_rn = cpu_reg(s, rn); tcg_rn = cpu_reg(s, rn);
if (sf) { if (sf) {
gen_helper_cls64(tcg_rd, tcg_rn); tcg_gen_clrsb_i64(tcg_rd, tcg_rn);
} else { } else {
TCGv_i32 tcg_tmp32 = tcg_temp_new_i32(); TCGv_i32 tcg_tmp32 = tcg_temp_new_i32();
tcg_gen_extrl_i64_i32(tcg_tmp32, tcg_rn); tcg_gen_extrl_i64_i32(tcg_tmp32, tcg_rn);
gen_helper_cls32(tcg_tmp32, tcg_tmp32); tcg_gen_clrsb_i32(tcg_tmp32, tcg_tmp32);
tcg_gen_extu_i32_i64(tcg_rd, tcg_tmp32); tcg_gen_extu_i32_i64(tcg_rd, tcg_tmp32);
tcg_temp_free_i32(tcg_tmp32); tcg_temp_free_i32(tcg_tmp32);
} }
@ -7593,7 +7593,7 @@ static void handle_2misc_64(DisasContext *s, int opcode, bool u,
if (u) { if (u) {
tcg_gen_clzi_i64(tcg_rd, tcg_rn, 64); tcg_gen_clzi_i64(tcg_rd, tcg_rn, 64);
} else { } else {
gen_helper_cls64(tcg_rd, tcg_rn); tcg_gen_clrsb_i64(tcg_rd, tcg_rn);
} }
break; break;
case 0x5: /* NOT */ case 0x5: /* NOT */
@ -10263,7 +10263,7 @@ static void disas_simd_two_reg_misc(DisasContext *s, uint32_t insn)
if (u) { if (u) {
tcg_gen_clzi_i32(tcg_res, tcg_op, 32); tcg_gen_clzi_i32(tcg_res, tcg_op, 32);
} else { } else {
gen_helper_cls32(tcg_res, tcg_op); tcg_gen_clrsb_i32(tcg_res, tcg_op);
} }
break; break;
case 0x7: /* SQABS, SQNEG */ case 0x7: /* SQABS, SQNEG */