tcg/ppc: Adjust constraints on qemu_ld/st
The softmmu tlb uses TCG_REG_{TMP1,TMP2,R0}, not any of the normally available registers. Now that we handle overlap betwen inputs and helper arguments, we can allow any allocatable reg. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Daniel Henrique Barboza <danielhb413@gmail.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
01a112e2e9
commit
b41b43a477
@ -12,18 +12,15 @@
|
|||||||
C_O0_I1(r)
|
C_O0_I1(r)
|
||||||
C_O0_I2(r, r)
|
C_O0_I2(r, r)
|
||||||
C_O0_I2(r, ri)
|
C_O0_I2(r, ri)
|
||||||
C_O0_I2(S, S)
|
|
||||||
C_O0_I2(v, r)
|
C_O0_I2(v, r)
|
||||||
C_O0_I3(S, S, S)
|
C_O0_I3(r, r, r)
|
||||||
C_O0_I4(r, r, ri, ri)
|
C_O0_I4(r, r, ri, ri)
|
||||||
C_O0_I4(S, S, S, S)
|
C_O0_I4(r, r, r, r)
|
||||||
C_O1_I1(r, L)
|
|
||||||
C_O1_I1(r, r)
|
C_O1_I1(r, r)
|
||||||
C_O1_I1(v, r)
|
C_O1_I1(v, r)
|
||||||
C_O1_I1(v, v)
|
C_O1_I1(v, v)
|
||||||
C_O1_I1(v, vr)
|
C_O1_I1(v, vr)
|
||||||
C_O1_I2(r, 0, rZ)
|
C_O1_I2(r, 0, rZ)
|
||||||
C_O1_I2(r, L, L)
|
|
||||||
C_O1_I2(r, rI, ri)
|
C_O1_I2(r, rI, ri)
|
||||||
C_O1_I2(r, rI, rT)
|
C_O1_I2(r, rI, rT)
|
||||||
C_O1_I2(r, r, r)
|
C_O1_I2(r, r, r)
|
||||||
@ -36,7 +33,7 @@ C_O1_I2(v, v, v)
|
|||||||
C_O1_I3(v, v, v, v)
|
C_O1_I3(v, v, v, v)
|
||||||
C_O1_I4(r, r, ri, rZ, rZ)
|
C_O1_I4(r, r, ri, rZ, rZ)
|
||||||
C_O1_I4(r, r, r, ri, ri)
|
C_O1_I4(r, r, r, ri, ri)
|
||||||
C_O2_I1(L, L, L)
|
C_O2_I1(r, r, r)
|
||||||
C_O2_I2(L, L, L, L)
|
C_O2_I2(r, r, r, r)
|
||||||
C_O2_I4(r, r, rI, rZM, r, r)
|
C_O2_I4(r, r, rI, rZM, r, r)
|
||||||
C_O2_I4(r, r, r, r, rI, rZM)
|
C_O2_I4(r, r, r, r, rI, rZM)
|
||||||
|
@ -14,8 +14,6 @@ REGS('A', 1u << TCG_REG_R3)
|
|||||||
REGS('B', 1u << TCG_REG_R4)
|
REGS('B', 1u << TCG_REG_R4)
|
||||||
REGS('C', 1u << TCG_REG_R5)
|
REGS('C', 1u << TCG_REG_R5)
|
||||||
REGS('D', 1u << TCG_REG_R6)
|
REGS('D', 1u << TCG_REG_R6)
|
||||||
REGS('L', ALL_QLOAD_REGS)
|
|
||||||
REGS('S', ALL_QSTORE_REGS)
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Define constraint letters for constants:
|
* Define constraint letters for constants:
|
||||||
|
@ -93,18 +93,6 @@
|
|||||||
#define ALL_GENERAL_REGS 0xffffffffu
|
#define ALL_GENERAL_REGS 0xffffffffu
|
||||||
#define ALL_VECTOR_REGS 0xffffffff00000000ull
|
#define ALL_VECTOR_REGS 0xffffffff00000000ull
|
||||||
|
|
||||||
#ifdef CONFIG_SOFTMMU
|
|
||||||
#define ALL_QLOAD_REGS \
|
|
||||||
(ALL_GENERAL_REGS & \
|
|
||||||
~((1 << TCG_REG_R3) | (1 << TCG_REG_R4) | (1 << TCG_REG_R5)))
|
|
||||||
#define ALL_QSTORE_REGS \
|
|
||||||
(ALL_GENERAL_REGS & ~((1 << TCG_REG_R3) | (1 << TCG_REG_R4) | \
|
|
||||||
(1 << TCG_REG_R5) | (1 << TCG_REG_R6)))
|
|
||||||
#else
|
|
||||||
#define ALL_QLOAD_REGS (ALL_GENERAL_REGS & ~(1 << TCG_REG_R3))
|
|
||||||
#define ALL_QSTORE_REGS ALL_QLOAD_REGS
|
|
||||||
#endif
|
|
||||||
|
|
||||||
TCGPowerISA have_isa;
|
TCGPowerISA have_isa;
|
||||||
static bool have_isel;
|
static bool have_isel;
|
||||||
bool have_altivec;
|
bool have_altivec;
|
||||||
@ -3754,23 +3742,23 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op)
|
|||||||
|
|
||||||
case INDEX_op_qemu_ld_i32:
|
case INDEX_op_qemu_ld_i32:
|
||||||
return (TCG_TARGET_REG_BITS == 64 || TARGET_LONG_BITS == 32
|
return (TCG_TARGET_REG_BITS == 64 || TARGET_LONG_BITS == 32
|
||||||
? C_O1_I1(r, L)
|
? C_O1_I1(r, r)
|
||||||
: C_O1_I2(r, L, L));
|
: C_O1_I2(r, r, r));
|
||||||
|
|
||||||
case INDEX_op_qemu_st_i32:
|
case INDEX_op_qemu_st_i32:
|
||||||
return (TCG_TARGET_REG_BITS == 64 || TARGET_LONG_BITS == 32
|
return (TCG_TARGET_REG_BITS == 64 || TARGET_LONG_BITS == 32
|
||||||
? C_O0_I2(S, S)
|
? C_O0_I2(r, r)
|
||||||
: C_O0_I3(S, S, S));
|
: C_O0_I3(r, r, r));
|
||||||
|
|
||||||
case INDEX_op_qemu_ld_i64:
|
case INDEX_op_qemu_ld_i64:
|
||||||
return (TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, L)
|
return (TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, r)
|
||||||
: TARGET_LONG_BITS == 32 ? C_O2_I1(L, L, L)
|
: TARGET_LONG_BITS == 32 ? C_O2_I1(r, r, r)
|
||||||
: C_O2_I2(L, L, L, L));
|
: C_O2_I2(r, r, r, r));
|
||||||
|
|
||||||
case INDEX_op_qemu_st_i64:
|
case INDEX_op_qemu_st_i64:
|
||||||
return (TCG_TARGET_REG_BITS == 64 ? C_O0_I2(S, S)
|
return (TCG_TARGET_REG_BITS == 64 ? C_O0_I2(r, r)
|
||||||
: TARGET_LONG_BITS == 32 ? C_O0_I3(S, S, S)
|
: TARGET_LONG_BITS == 32 ? C_O0_I3(r, r, r)
|
||||||
: C_O0_I4(S, S, S, S));
|
: C_O0_I4(r, r, r, r));
|
||||||
|
|
||||||
case INDEX_op_add_vec:
|
case INDEX_op_add_vec:
|
||||||
case INDEX_op_sub_vec:
|
case INDEX_op_sub_vec:
|
||||||
|
Loading…
Reference in New Issue
Block a user