mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/arm: Introduce gen_gvec_fn_arg_zzi

Browse Source 
We have two places that perform this particular operation.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220527181907.189259-42-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2022-05-27 11:17:54 -07:00 committed by Peter Maydell
parent 68cc4ee3f9
commit ada378f042
1 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
target/arm/translate-sve.c
View File

@ -273,6 +273,16 @@ static bool gen_gvec_fn_zzi(DisasContext *s, GVecGen2iFn *gvec_fn,
return true; return true;
} }
static bool gen_gvec_fn_arg_zzi(DisasContext *s, GVecGen2iFn *gvec_fn,
arg_rri_esz *a)
{
if (a->esz < 0) {
/* Invalid tsz encoding -- see tszimm_esz. */
return false;
}
return gen_gvec_fn_zzi(s, gvec_fn, a->esz, a->rd, a->rn, a->imm);
}
/* Invoke a vector expander on three Zregs. */ /* Invoke a vector expander on three Zregs. */
static bool gen_gvec_fn_zzz(DisasContext *s, GVecGen3Fn *gvec_fn, static bool gen_gvec_fn_zzz(DisasContext *s, GVecGen3Fn *gvec_fn,
int esz, int rd, int rn, int rm) int esz, int rd, int rn, int rm)
@ -3503,12 +3513,7 @@ static bool trans_ADD_zzi(DisasContext *s, arg_rri_esz *a)
if (a->esz == 0 && extract32(s->insn, 13, 1)) { if (a->esz == 0 && extract32(s->insn, 13, 1)) {
return false; return false;
} }
if (sve_access_check(s)) { return gen_gvec_fn_arg_zzi(s, tcg_gen_gvec_addi, a);
unsigned vsz = vec_full_reg_size(s);
tcg_gen_gvec_addi(a->esz, vec_full_reg_offset(s, a->rd),
vec_full_reg_offset(s, a->rn), a->imm, vsz, vsz);
}
return true;
} }
static bool trans_SUB_zzi(DisasContext *s, arg_rri_esz *a) static bool trans_SUB_zzi(DisasContext *s, arg_rri_esz *a)
@ -6825,10 +6830,10 @@ TRANS_FEAT(ADCLT, aa64_sve2, do_adcl, a, true)
static bool do_sve2_fn2i(DisasContext *s, arg_rri_esz *a, GVecGen2iFn *fn) static bool do_sve2_fn2i(DisasContext *s, arg_rri_esz *a, GVecGen2iFn *fn)
{ {
if (a->esz < 0 || !dc_isar_feature(aa64_sve2, s)) { if (!dc_isar_feature(aa64_sve2, s)) {
return false; return false;
} }
return gen_gvec_fn_zzi(s, fn, a->esz, a->rd, a->rn, a->imm); return gen_gvec_fn_arg_zzi(s, fn, a);
} }
static bool trans_SSRA(DisasContext *s, arg_rri_esz *a) static bool trans_SSRA(DisasContext *s, arg_rri_esz *a)