ppc/xive: Provide silent escalation support
When the 's' bit is set the escalation is said to be 'silent' or 'silent/gather'. In such configuration, the notification sequence is skipped and only the escalation sequence is performed. This is used to configure all the EQs of a vCPU to escalate on a single EQ which will then target the hypervisor. Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20190718115420.19919-8-clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
53e934921d
commit
ad31e2d242
@ -1485,6 +1485,13 @@ static void xive_router_end_notify(XiveRouter *xrtr, uint8_t end_blk,
|
||||
xive_router_write_end(xrtr, end_blk, end_idx, &end, 1);
|
||||
}
|
||||
|
||||
/*
|
||||
* When the END is silent, we skip the notification part.
|
||||
*/
|
||||
if (xive_end_is_silent_escalation(&end)) {
|
||||
goto do_escalation;
|
||||
}
|
||||
|
||||
/*
|
||||
* The W7 format depends on the F bit in W6. It defines the type
|
||||
* of the notification :
|
||||
@ -1564,6 +1571,7 @@ static void xive_router_end_notify(XiveRouter *xrtr, uint8_t end_blk,
|
||||
*/
|
||||
}
|
||||
|
||||
do_escalation:
|
||||
/*
|
||||
* If activated, escalate notification using the ESe PQ bits and
|
||||
* the EAS in w4-5
|
||||
|
@ -212,6 +212,8 @@ typedef struct XiveEND {
|
||||
#define xive_end_is_escalate(end) (be32_to_cpu((end)->w0) & END_W0_ESCALATE_CTL)
|
||||
#define xive_end_is_uncond_escalation(end) \
|
||||
(be32_to_cpu((end)->w0) & END_W0_UNCOND_ESCALATE)
|
||||
#define xive_end_is_silent_escalation(end) \
|
||||
(be32_to_cpu((end)->w0) & END_W0_SILENT_ESCALATE)
|
||||
|
||||
static inline uint64_t xive_end_qaddr(XiveEND *end)
|
||||
{
|
||||
|
Loading…
Reference in New Issue
Block a user