target/ppc: Implement vextsd2q
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Lucas Coutinho <lucas.coutinho@eldorado.org.br> Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br> Message-Id: <20220225210936.1749575-9-matheus.ferst@eldorado.org.br> Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
parent
9bfe92135b
commit
acf43b34fb
@ -426,6 +426,7 @@ VEXTSH2W 000100 ..... 10001 ..... 11000000010 @VX_tb
|
||||
VEXTSB2D 000100 ..... 11000 ..... 11000000010 @VX_tb
|
||||
VEXTSH2D 000100 ..... 11001 ..... 11000000010 @VX_tb
|
||||
VEXTSW2D 000100 ..... 11010 ..... 11000000010 @VX_tb
|
||||
VEXTSD2Q 000100 ..... 11011 ..... 11000000010 @VX_tb
|
||||
|
||||
## Vector Mask Manipulation Instructions
|
||||
|
||||
|
@ -1825,6 +1825,24 @@ TRANS(VEXTSB2D, do_vexts, MO_64, 56);
|
||||
TRANS(VEXTSH2D, do_vexts, MO_64, 48);
|
||||
TRANS(VEXTSW2D, do_vexts, MO_64, 32);
|
||||
|
||||
static bool trans_VEXTSD2Q(DisasContext *ctx, arg_VX_tb *a)
|
||||
{
|
||||
TCGv_i64 tmp;
|
||||
|
||||
REQUIRE_INSNS_FLAGS2(ctx, ISA310);
|
||||
REQUIRE_VECTOR(ctx);
|
||||
|
||||
tmp = tcg_temp_new_i64();
|
||||
|
||||
get_avr64(tmp, a->vrb, false);
|
||||
set_avr64(a->vrt, tmp, false);
|
||||
tcg_gen_sari_i64(tmp, tmp, 63);
|
||||
set_avr64(a->vrt, tmp, true);
|
||||
|
||||
tcg_temp_free_i64(tmp);
|
||||
return true;
|
||||
}
|
||||
|
||||
GEN_VXFORM_NOA_2(vctzb, 1, 24, 28)
|
||||
GEN_VXFORM_NOA_2(vctzh, 1, 24, 29)
|
||||
GEN_VXFORM_NOA_2(vctzw, 1, 24, 30)
|
||||
|
Loading…
Reference in New Issue
Block a user