mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix PHYS_ADDR_MASK: upper bits of a PTE are reserved so they are 52 bits

Browse Source 
long. Thanks to Paul Brook for noticing that.


git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4242 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2008-04-22 21:57:57 +00:00
parent 99c6c082ff
commit a23a663b65
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
target-i386/helper2.c
View File

@ -800,7 +800,8 @@ target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr)
#else
#define PHYS_ADDR_MASK (~0xfff)
/* Bits 52-62 of a PTE are reserved. Bit 63 is the NX bit. */
#define PHYS_ADDR_MASK 0xffffffffff000L
/* return value:
-1 = cannot handle fault