mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tcg/ppc: ST_ST memory ordering is not provided with eieio

Browse Source 
eieio does not provide ordering between stores to CI memory and stores
to cacheable memory so it can't be used as a general ST_ST barrier.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-of-by: Nicholas Piggin <npiggin@gmail.com>
Message-Id: <20220519135908.21282-3-npiggin@gmail.com>
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
This commit is contained in:
Nicholas Piggin 2022-05-19 23:59:06 +10:00 committed by Daniel Henrique Barboza
parent fcb830af30
commit 9d82353826
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tcg/ppc/tcg-target.c.inc
View File

@ -1836,8 +1836,6 @@ static void tcg_out_mb(TCGContext *s, TCGArg a0)
a0 &= TCG_MO_ALL; a0 &= TCG_MO_ALL;
if (a0 == TCG_MO_LD_LD) { if (a0 == TCG_MO_LD_LD) {
insn = LWSYNC; insn = LWSYNC;
} else if (a0 == TCG_MO_ST_ST) {
insn = EIEIO;
} }
tcg_out32(s, insn); tcg_out32(s, insn);
} }