target/loongarch: Add fixed point atomic instruction translation
This includes:
- LL.{W/D}, SC.{W/D}
- AM{SWAP/ADD/AND/OR/XOR/MAX/MIN}[_DB].{W/D}
- AM{MAX/MIN}[_DB].{WU/DU}
Signed-off-by: Song Gao <gaosong@loongson.cn>
Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20220606124333.2060567-9-yangxiaojuan@loongson.cn>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Song Gao
Richard Henderson
parent
bb79174d4e
commit
94b02d57b0
113
target/loongarch/insn_trans/trans_atomic.c.inc
Normal file
113
target/loongarch/insn_trans/trans_atomic.c.inc
Normal file
@ -0,0 +1,113 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||
/*
|
||||
* Copyright (c) 2021 Loongson Technology Corporation Limited
|
||||
*/
|
||||
|
||||
static bool gen_ll(DisasContext *ctx, arg_rr_i *a, MemOp mop)
|
||||
{
|
||||
TCGv dest = gpr_dst(ctx, a->rd, EXT_NONE);
|
||||
TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
|
||||
TCGv t0 = tcg_temp_new();
|
||||
|
||||
tcg_gen_addi_tl(t0, src1, a->imm);
|
||||
tcg_gen_qemu_ld_i64(dest, t0, ctx->mem_idx, mop);
|
||||
tcg_gen_st_tl(t0, cpu_env, offsetof(CPULoongArchState, lladdr));
|
||||
tcg_gen_st_tl(dest, cpu_env, offsetof(CPULoongArchState, llval));
|
||||
gen_set_gpr(a->rd, dest, EXT_NONE);
|
||||
tcg_temp_free(t0);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool gen_sc(DisasContext *ctx, arg_rr_i *a, MemOp mop)
|
||||
{
|
||||
TCGv dest = gpr_dst(ctx, a->rd, EXT_NONE);
|
||||
TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
|
||||
TCGv src2 = gpr_src(ctx, a->rd, EXT_NONE);
|
||||
TCGv t0 = tcg_temp_new();
|
||||
TCGv val = tcg_temp_new();
|
||||
|
||||
TCGLabel *l1 = gen_new_label();
|
||||
TCGLabel *done = gen_new_label();
|
||||
|
||||
tcg_gen_addi_tl(t0, src1, a->imm);
|
||||
tcg_gen_brcond_tl(TCG_COND_EQ, t0, cpu_lladdr, l1);
|
||||
tcg_gen_movi_tl(dest, 0);
|
||||
tcg_gen_br(done);
|
||||
|
||||
gen_set_label(l1);
|
||||
tcg_gen_mov_tl(val, src2);
|
||||
/* generate cmpxchg */
|
||||
tcg_gen_atomic_cmpxchg_tl(t0, cpu_lladdr, cpu_llval,
|
||||
val, ctx->mem_idx, mop);
|
||||
tcg_gen_setcond_tl(TCG_COND_EQ, dest, t0, cpu_llval);
|
||||
gen_set_label(done);
|
||||
gen_set_gpr(a->rd, dest, EXT_NONE);
|
||||
tcg_temp_free(t0);
|
||||
tcg_temp_free(val);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool gen_am(DisasContext *ctx, arg_rrr *a,
|
||||
void (*func)(TCGv, TCGv, TCGv, TCGArg, MemOp),
|
||||
MemOp mop)
|
||||
{
|
||||
TCGv dest = gpr_dst(ctx, a->rd, EXT_NONE);
|
||||
TCGv addr = gpr_src(ctx, a->rj, EXT_NONE);
|
||||
TCGv val = gpr_src(ctx, a->rk, EXT_NONE);
|
||||
|
||||
if (a->rd != 0 && (a->rj == a->rd || a->rk == a->rd)) {
|
||||
qemu_log_mask(LOG_GUEST_ERROR,
|
||||
"Warning: source register overlaps destination register"
|
||||
"in atomic insn at pc=0x" TARGET_FMT_lx "\n",
|
||||
ctx->base.pc_next - 4);
|
||||
return false;
|
||||
}
|
||||
|
||||
func(dest, addr, val, ctx->mem_idx, mop);
|
||||
gen_set_gpr(a->rd, dest, EXT_NONE);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
TRANS(ll_w, gen_ll, MO_TESL)
|
||||
TRANS(sc_w, gen_sc, MO_TESL)
|
||||
TRANS(ll_d, gen_ll, MO_TEUQ)
|
||||
TRANS(sc_d, gen_sc, MO_TEUQ)
|
||||
TRANS(amswap_w, gen_am, tcg_gen_atomic_xchg_tl, MO_TESL)
|
||||
TRANS(amswap_d, gen_am, tcg_gen_atomic_xchg_tl, MO_TEUQ)
|
||||
TRANS(amadd_w, gen_am, tcg_gen_atomic_fetch_add_tl, MO_TESL)
|
||||
TRANS(amadd_d, gen_am, tcg_gen_atomic_fetch_add_tl, MO_TEUQ)
|
||||
TRANS(amand_w, gen_am, tcg_gen_atomic_fetch_and_tl, MO_TESL)
|
||||
TRANS(amand_d, gen_am, tcg_gen_atomic_fetch_and_tl, MO_TEUQ)
|
||||
TRANS(amor_w, gen_am, tcg_gen_atomic_fetch_or_tl, MO_TESL)
|
||||
TRANS(amor_d, gen_am, tcg_gen_atomic_fetch_or_tl, MO_TEUQ)
|
||||
TRANS(amxor_w, gen_am, tcg_gen_atomic_fetch_xor_tl, MO_TESL)
|
||||
TRANS(amxor_d, gen_am, tcg_gen_atomic_fetch_xor_tl, MO_TEUQ)
|
||||
TRANS(ammax_w, gen_am, tcg_gen_atomic_fetch_smax_tl, MO_TESL)
|
||||
TRANS(ammax_d, gen_am, tcg_gen_atomic_fetch_smax_tl, MO_TEUQ)
|
||||
TRANS(ammin_w, gen_am, tcg_gen_atomic_fetch_smin_tl, MO_TESL)
|
||||
TRANS(ammin_d, gen_am, tcg_gen_atomic_fetch_smin_tl, MO_TEUQ)
|
||||
TRANS(ammax_wu, gen_am, tcg_gen_atomic_fetch_umax_tl, MO_TESL)
|
||||
TRANS(ammax_du, gen_am, tcg_gen_atomic_fetch_umax_tl, MO_TEUQ)
|
||||
TRANS(ammin_wu, gen_am, tcg_gen_atomic_fetch_umin_tl, MO_TESL)
|
||||
TRANS(ammin_du, gen_am, tcg_gen_atomic_fetch_umin_tl, MO_TEUQ)
|
||||
TRANS(amswap_db_w, gen_am, tcg_gen_atomic_xchg_tl, MO_TESL)
|
||||
TRANS(amswap_db_d, gen_am, tcg_gen_atomic_xchg_tl, MO_TEUQ)
|
||||
TRANS(amadd_db_w, gen_am, tcg_gen_atomic_fetch_add_tl, MO_TESL)
|
||||
TRANS(amadd_db_d, gen_am, tcg_gen_atomic_fetch_add_tl, MO_TEUQ)
|
||||
TRANS(amand_db_w, gen_am, tcg_gen_atomic_fetch_and_tl, MO_TESL)
|
||||
TRANS(amand_db_d, gen_am, tcg_gen_atomic_fetch_and_tl, MO_TEUQ)
|
||||
TRANS(amor_db_w, gen_am, tcg_gen_atomic_fetch_or_tl, MO_TESL)
|
||||
TRANS(amor_db_d, gen_am, tcg_gen_atomic_fetch_or_tl, MO_TEUQ)
|
||||
TRANS(amxor_db_w, gen_am, tcg_gen_atomic_fetch_xor_tl, MO_TESL)
|
||||
TRANS(amxor_db_d, gen_am, tcg_gen_atomic_fetch_xor_tl, MO_TEUQ)
|
||||
TRANS(ammax_db_w, gen_am, tcg_gen_atomic_fetch_smax_tl, MO_TESL)
|
||||
TRANS(ammax_db_d, gen_am, tcg_gen_atomic_fetch_smax_tl, MO_TEUQ)
|
||||
TRANS(ammin_db_w, gen_am, tcg_gen_atomic_fetch_smin_tl, MO_TESL)
|
||||
TRANS(ammin_db_d, gen_am, tcg_gen_atomic_fetch_smin_tl, MO_TEUQ)
|
||||
TRANS(ammax_db_wu, gen_am, tcg_gen_atomic_fetch_umax_tl, MO_TESL)
|
||||
TRANS(ammax_db_du, gen_am, tcg_gen_atomic_fetch_umax_tl, MO_TEUQ)
|
||||
TRANS(ammin_db_wu, gen_am, tcg_gen_atomic_fetch_umin_tl, MO_TESL)
|
||||
TRANS(ammin_db_du, gen_am, tcg_gen_atomic_fetch_umin_tl, MO_TEUQ)
|
||||
@ -172,7 +172,7 @@ static bool gen_stptr(DisasContext *ctx, arg_rr_i *a, MemOp mop)
|
||||
|
||||
if (a->imm) {
|
||||
temp = tcg_temp_new();
|
||||
tcg_gen_addi_tl(temp, addr, a->im);
|
||||
tcg_gen_addi_tl(temp, addr, a->imm);
|
||||
addr = temp;
|
||||
}
|
||||
|
||||
|
||||
@ -193,3 +193,47 @@ stle_b 0011 10000111 11100 ..... ..... ..... @rrr
|
||||
stle_h 0011 10000111 11101 ..... ..... ..... @rrr
|
||||
stle_w 0011 10000111 11110 ..... ..... ..... @rrr
|
||||
stle_d 0011 10000111 11111 ..... ..... ..... @rrr
|
||||
|
||||
#
|
||||
# Fixed point atomic instruction
|
||||
#
|
||||
ll_w 0010 0000 .............. ..... ..... @rr_i14s2
|
||||
sc_w 0010 0001 .............. ..... ..... @rr_i14s2
|
||||
ll_d 0010 0010 .............. ..... ..... @rr_i14s2
|
||||
sc_d 0010 0011 .............. ..... ..... @rr_i14s2
|
||||
amswap_w 0011 10000110 00000 ..... ..... ..... @rrr
|
||||
amswap_d 0011 10000110 00001 ..... ..... ..... @rrr
|
||||
amadd_w 0011 10000110 00010 ..... ..... ..... @rrr
|
||||
amadd_d 0011 10000110 00011 ..... ..... ..... @rrr
|
||||
amand_w 0011 10000110 00100 ..... ..... ..... @rrr
|
||||
amand_d 0011 10000110 00101 ..... ..... ..... @rrr
|
||||
amor_w 0011 10000110 00110 ..... ..... ..... @rrr
|
||||
amor_d 0011 10000110 00111 ..... ..... ..... @rrr
|
||||
amxor_w 0011 10000110 01000 ..... ..... ..... @rrr
|
||||
amxor_d 0011 10000110 01001 ..... ..... ..... @rrr
|
||||
ammax_w 0011 10000110 01010 ..... ..... ..... @rrr
|
||||
ammax_d 0011 10000110 01011 ..... ..... ..... @rrr
|
||||
ammin_w 0011 10000110 01100 ..... ..... ..... @rrr
|
||||
ammin_d 0011 10000110 01101 ..... ..... ..... @rrr
|
||||
ammax_wu 0011 10000110 01110 ..... ..... ..... @rrr
|
||||
ammax_du 0011 10000110 01111 ..... ..... ..... @rrr
|
||||
ammin_wu 0011 10000110 10000 ..... ..... ..... @rrr
|
||||
ammin_du 0011 10000110 10001 ..... ..... ..... @rrr
|
||||
amswap_db_w 0011 10000110 10010 ..... ..... ..... @rrr
|
||||
amswap_db_d 0011 10000110 10011 ..... ..... ..... @rrr
|
||||
amadd_db_w 0011 10000110 10100 ..... ..... ..... @rrr
|
||||
amadd_db_d 0011 10000110 10101 ..... ..... ..... @rrr
|
||||
amand_db_w 0011 10000110 10110 ..... ..... ..... @rrr
|
||||
amand_db_d 0011 10000110 10111 ..... ..... ..... @rrr
|
||||
amor_db_w 0011 10000110 11000 ..... ..... ..... @rrr
|
||||
amor_db_d 0011 10000110 11001 ..... ..... ..... @rrr
|
||||
amxor_db_w 0011 10000110 11010 ..... ..... ..... @rrr
|
||||
amxor_db_d 0011 10000110 11011 ..... ..... ..... @rrr
|
||||
ammax_db_w 0011 10000110 11100 ..... ..... ..... @rrr
|
||||
ammax_db_d 0011 10000110 11101 ..... ..... ..... @rrr
|
||||
ammin_db_w 0011 10000110 11110 ..... ..... ..... @rrr
|
||||
ammin_db_d 0011 10000110 11111 ..... ..... ..... @rrr
|
||||
ammax_db_wu 0011 10000111 00000 ..... ..... ..... @rrr
|
||||
ammax_db_du 0011 10000111 00001 ..... ..... ..... @rrr
|
||||
ammin_db_wu 0011 10000111 00010 ..... ..... ..... @rrr
|
||||
ammin_db_du 0011 10000111 00011 ..... ..... ..... @rrr
|
||||
|
||||
@ -154,6 +154,7 @@ static void gen_set_gpr(int reg_num, TCGv t, DisasExtend dst_ext)
|
||||
#include "insn_trans/trans_shift.c.inc"
|
||||
#include "insn_trans/trans_bit.c.inc"
|
||||
#include "insn_trans/trans_memory.c.inc"
|
||||
#include "insn_trans/trans_atomic.c.inc"
|
||||
|
||||
static void loongarch_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
|
||||
{
|
||||
|
||||
Loading…
Reference in New Issue
Block a user