mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

hw/mips/bootloader: Implement nanoMIPS JALRc opcode generator

Browse Source 
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20221211204533.85359-6-philmd@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2022-12-11 19:55:41 +01:00
parent 5d380e4ca8
commit 9356a2d2be
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
hw/mips/bootloader.c
View File

@ -129,8 +129,18 @@ static void bl_gen_dsll(void **p, bl_reg rd, bl_reg rt, uint8_t sa)
static void bl_gen_jalr(void **p, bl_reg rs)
{
if (bootcpu_supports_isa(ISA_NANOMIPS32)) {
uint32_t insn = 0;
insn = deposit32(insn, 26, 6, 0b010010); /* JALRC */
insn = deposit32(insn, 21, 5, BL_REG_RA);
insn = deposit32(insn, 16, 5, rs);
st_nm32_p(p, insn);
} else {
bl_gen_r_type(p, 0, rs, 0, BL_REG_RA, 0, 0x09);
}
}
static void bl_gen_lui_nm(void **ptr, bl_reg rt, uint32_t imm20)
{