SiFive RISC-V Test Finisher
Test finisher memory mapped device used to exit simulation. Acked-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Michael Clark <mjc@sifive.com>
This commit is contained in:
parent
5b4beba124
commit
88a07990fa
93
hw/riscv/sifive_test.c
Normal file
93
hw/riscv/sifive_test.c
Normal file
@ -0,0 +1,93 @@
|
||||
/*
|
||||
* QEMU SiFive Test Finisher
|
||||
*
|
||||
* Copyright (c) 2018 SiFive, Inc.
|
||||
*
|
||||
* Test finisher memory mapped device used to exit simulation
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2 or later, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along with
|
||||
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#include "qemu/osdep.h"
|
||||
#include "hw/sysbus.h"
|
||||
#include "target/riscv/cpu.h"
|
||||
#include "hw/riscv/sifive_test.h"
|
||||
|
||||
static uint64_t sifive_test_read(void *opaque, hwaddr addr, unsigned int size)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void sifive_test_write(void *opaque, hwaddr addr,
|
||||
uint64_t val64, unsigned int size)
|
||||
{
|
||||
if (addr == 0) {
|
||||
int status = val64 & 0xffff;
|
||||
int code = (val64 >> 16) & 0xffff;
|
||||
switch (status) {
|
||||
case FINISHER_FAIL:
|
||||
exit(code);
|
||||
case FINISHER_PASS:
|
||||
exit(0);
|
||||
default:
|
||||
break;
|
||||
}
|
||||
}
|
||||
hw_error("%s: write: addr=0x%x val=0x%016" PRIx64 "\n",
|
||||
__func__, (int)addr, val64);
|
||||
}
|
||||
|
||||
static const MemoryRegionOps sifive_test_ops = {
|
||||
.read = sifive_test_read,
|
||||
.write = sifive_test_write,
|
||||
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||
.valid = {
|
||||
.min_access_size = 4,
|
||||
.max_access_size = 4
|
||||
}
|
||||
};
|
||||
|
||||
static void sifive_test_init(Object *obj)
|
||||
{
|
||||
SiFiveTestState *s = SIFIVE_TEST(obj);
|
||||
|
||||
memory_region_init_io(&s->mmio, obj, &sifive_test_ops, s,
|
||||
TYPE_SIFIVE_TEST, 0x1000);
|
||||
sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio);
|
||||
}
|
||||
|
||||
static const TypeInfo sifive_test_info = {
|
||||
.name = TYPE_SIFIVE_TEST,
|
||||
.parent = TYPE_SYS_BUS_DEVICE,
|
||||
.instance_size = sizeof(SiFiveTestState),
|
||||
.instance_init = sifive_test_init,
|
||||
};
|
||||
|
||||
static void sifive_test_register_types(void)
|
||||
{
|
||||
type_register_static(&sifive_test_info);
|
||||
}
|
||||
|
||||
type_init(sifive_test_register_types)
|
||||
|
||||
|
||||
/*
|
||||
* Create Test device.
|
||||
*/
|
||||
DeviceState *sifive_test_create(hwaddr addr)
|
||||
{
|
||||
DeviceState *dev = qdev_create(NULL, TYPE_SIFIVE_TEST);
|
||||
qdev_init_nofail(dev);
|
||||
sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, addr);
|
||||
return dev;
|
||||
}
|
42
include/hw/riscv/sifive_test.h
Normal file
42
include/hw/riscv/sifive_test.h
Normal file
@ -0,0 +1,42 @@
|
||||
/*
|
||||
* QEMU Test Finisher interface
|
||||
*
|
||||
* Copyright (c) 2018 SiFive, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2 or later, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along with
|
||||
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef HW_SIFIVE_TEST_H
|
||||
#define HW_SIFIVE_TEST_H
|
||||
|
||||
#define TYPE_SIFIVE_TEST "riscv.sifive.test"
|
||||
|
||||
#define SIFIVE_TEST(obj) \
|
||||
OBJECT_CHECK(SiFiveTestState, (obj), TYPE_SIFIVE_TEST)
|
||||
|
||||
typedef struct SiFiveTestState {
|
||||
/*< private >*/
|
||||
SysBusDevice parent_obj;
|
||||
|
||||
/*< public >*/
|
||||
MemoryRegion mmio;
|
||||
} SiFiveTestState;
|
||||
|
||||
enum {
|
||||
FINISHER_FAIL = 0x3333,
|
||||
FINISHER_PASS = 0x5555
|
||||
};
|
||||
|
||||
DeviceState *sifive_test_create(hwaddr addr);
|
||||
|
||||
#endif
|
Loading…
Reference in New Issue
Block a user