hw/intc/armv7m_nvic: Allow reading of M-profile MVFR* registers
For M-profile the MVFR* ID registers are memory mapped, in the range we implement via the NVIC. Allow them to be read. (If the CPU has no FPU, these registers are defined to be RAZ.) Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20190416125744.27770-3-peter.maydell@linaro.org
This commit is contained in:
parent
5bcf8ed940
commit
84d2e3e2ae
@ -1222,6 +1222,12 @@ static uint32_t nvic_readl(NVICState *s, uint32_t offset, MemTxAttrs attrs)
|
||||
return 0;
|
||||
}
|
||||
return cpu->env.v7m.sfar;
|
||||
case 0xf40: /* MVFR0 */
|
||||
return cpu->isar.mvfr0;
|
||||
case 0xf44: /* MVFR1 */
|
||||
return cpu->isar.mvfr1;
|
||||
case 0xf48: /* MVFR2 */
|
||||
return cpu->isar.mvfr2;
|
||||
default:
|
||||
bad_offset:
|
||||
qemu_log_mask(LOG_GUEST_ERROR, "NVIC: Bad read offset 0x%x\n", offset);
|
||||
|
Loading…
Reference in New Issue
Block a user