target/microblaze: Add MFS Rd,EDR translation
This is to fix cpu-abort with 'qemu: fatal: unknown mfs reg d' (in the default case) when microblaze guest issues 'MFS Rd,EDR' instruction. Since embeddedsw release 2019.2, XPlm_ExceptionHandler() issues the instruction on exception, and microblaze model aborts when PLM firmware guest encounters an exception. Signed-off-by: Tong Ho <tong.ho@xilinx.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Reviewed-by: Luc Michel <luc.michel@greensocs.com> Message-Id: <20200512143649.21655-2-edgar.iglesias@gmail.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
This commit is contained in:
parent
6d0af39f81
commit
7cdae31d3a
@ -581,6 +581,7 @@ static void dec_msr(DisasContext *dc)
|
||||
case SR_ESR:
|
||||
case SR_FSR:
|
||||
case SR_BTR:
|
||||
case SR_EDR:
|
||||
tcg_gen_extrl_i64_i32(cpu_R[dc->rd], cpu_SR[sr]);
|
||||
break;
|
||||
case 0x800:
|
||||
|
Loading…
Reference in New Issue
Block a user