target/riscv: Fix the element agnostic function problem
In RVV and vcrypto instructions, the masked and tail elements are set to 1s using vext_set_elems_1s function if the vma/vta bit is set. It is the element agnostic policy. However, this function can't deal the big endian situation. This patch fixes the problem by adding handling of such case. Signed-off-by: Huang Tao <eric.huang@linux.alibaba.com> Suggested-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Cc: qemu-stable <qemu-stable@nongnu.org> Message-ID: <20240325021654.6594-1-eric.huang@linux.alibaba.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
4a90991234
commit
75115d880c
@ -30,6 +30,28 @@ void vext_set_elems_1s(void *base, uint32_t is_agnostic, uint32_t cnt,
|
|||||||
if (tot - cnt == 0) {
|
if (tot - cnt == 0) {
|
||||||
return ;
|
return ;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
if (HOST_BIG_ENDIAN) {
|
||||||
|
/*
|
||||||
|
* Deal the situation when the elements are insdie
|
||||||
|
* only one uint64 block including setting the
|
||||||
|
* masked-off element.
|
||||||
|
*/
|
||||||
|
if (((tot - 1) ^ cnt) < 8) {
|
||||||
|
memset(base + H1(tot - 1), -1, tot - cnt);
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
/*
|
||||||
|
* Otherwise, at least cross two uint64_t blocks.
|
||||||
|
* Set first unaligned block.
|
||||||
|
*/
|
||||||
|
if (cnt % 8 != 0) {
|
||||||
|
uint32_t j = ROUND_UP(cnt, 8);
|
||||||
|
memset(base + H1(j - 1), -1, j - cnt);
|
||||||
|
cnt = j;
|
||||||
|
}
|
||||||
|
/* Set other 64bit aligend blocks */
|
||||||
|
}
|
||||||
memset(base + cnt, -1, tot - cnt);
|
memset(base + cnt, -1, tot - cnt);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user