mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tcg: Expand TCG_COND_TST* if not TCG_TARGET_HAS_tst_vec

Browse Source 
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2024-05-15 15:08:16 +02:00
parent af8c14a254
commit 6975cc45c3
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
tcg/tcg-op-vec.c
View File

@ -508,9 +508,11 @@ void tcg_gen_cmp_vec(TCGCond cond, unsigned vece,
TCGTemp *rt = tcgv_vec_temp(r);
TCGTemp *at = tcgv_vec_temp(a);
TCGTemp *bt = tcgv_vec_temp(b);
TCGTemp *tt = NULL;
TCGArg ri = temp_arg(rt);
TCGArg ai = temp_arg(at);
TCGArg bi = temp_arg(bt);
TCGArg ti;
TCGType type = rt->base_type;
int can;
@ -518,6 +520,18 @@ void tcg_gen_cmp_vec(TCGCond cond, unsigned vece,
tcg_debug_assert(bt->base_type >= type);
tcg_assert_listed_vecop(INDEX_op_cmp_vec);
can = tcg_can_emit_vec_op(INDEX_op_cmp_vec, type, vece);
if (!TCG_TARGET_HAS_tst_vec && is_tst_cond(cond)) {
tt = tcg_temp_new_internal(type, TEMP_EBB);
ti = temp_arg(tt);
vec_gen_3(INDEX_op_and_vec, type, 0, ti, ai, bi);
at = tt;
ai = ti;
bt = tcg_constant_internal(type, 0);
bi = temp_arg(bt);
cond = tcg_tst_eqne_cond(cond);
}
if (can > 0) {
vec_gen_4(INDEX_op_cmp_vec, type, vece, ri, ai, bi, cond);
} else {
@ -526,6 +540,10 @@ void tcg_gen_cmp_vec(TCGCond cond, unsigned vece,
tcg_expand_vec_op(INDEX_op_cmp_vec, type, vece, ri, ai, bi, cond);
tcg_swap_vecop_list(hold_list);
}
if (tt) {
tcg_temp_free_internal(tt);
}
}
static bool do_op3(unsigned vece, TCGv_vec r, TCGv_vec a,