mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

hw/riscv: Expand the is 32-bit check to support more CPUs

Browse Source 
Currently the riscv_is_32_bit() function only supports the generic rv32
CPUs. Extend the function to support the SiFive and LowRISC CPUs as
well.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Acked-by: Palmer Dabbelt <palmerdabbelt@google.com>
Message-id: 9a13764115ba78688ba61b56526c6de65fc3ef42.1608142916.git.alistair.francis@wdc.com
This commit is contained in:
Alistair Francis 2020-12-16 10:22:26 -08:00
parent 54a581c228
commit 617448a46b
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
hw/riscv/boot.c
View File

@ -41,7 +41,17 @@
bool riscv_is_32_bit(MachineState *machine)
{
if (!strncmp(machine->cpu_type, "rv32", 4)) {
/*
* To determine if the CPU is 32-bit we need to check a few different CPUs.
*
* If the CPU starts with rv32
* If the CPU is a sifive 3 seriries CPU (E31, U34)
* If it's the Ibex CPU
*/
if (!strncmp(machine->cpu_type, "rv32", 4) ||
(!strncmp(machine->cpu_type, "sifive", 6) &&
machine->cpu_type[8] == '3') ||
!strncmp(machine->cpu_type, "lowrisc-ibex", 12)) {
return true;
} else {
return false;