target-ppc: Add VSX ISA2.06 Multiply Add Instructions
This patch adds the VSX floating point multiply/add instructions defined by V2.06 of the PowerPC ISA: - xsmaddadp, xvmaddadp, xvmaddasp - xsmaddmdp, xvmaddmdp, xvmaddmsp - xsmsubadp, xvmsubadp, xvmsubasp - xsmsubmdp, xvmsubmdp, xvmsubmsp - xsnmaddadp, xvnmaddadp, xvnmaddasp - xsnmaddmdp, xvnmaddmdp, xvnmaddmsp - xsnmsubadp, xvnmsubadp, xvnmsubasp - xsnmsubmdp, xvnmsubmdp, xvnmsubmsp Signed-off-by: Tom Musta <tommusta@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Alexander Graf <agraf@suse.de>
This commit is contained in:
Tom Musta
Alexander Graf
parent
5cb151acb1
commit
595c6eefb7
@ -2149,3 +2149,103 @@ void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
|||||||
VSX_TSQRT(xstsqrtdp, 1, float64, f64, -1022, 52)
|
VSX_TSQRT(xstsqrtdp, 1, float64, f64, -1022, 52)
|
||||||
VSX_TSQRT(xvtsqrtdp, 2, float64, f64, -1022, 52)
|
VSX_TSQRT(xvtsqrtdp, 2, float64, f64, -1022, 52)
|
||||||
VSX_TSQRT(xvtsqrtsp, 4, float32, f32, -126, 23)
|
VSX_TSQRT(xvtsqrtsp, 4, float32, f32, -126, 23)
|
||||||
|
|
||||||
|
/* VSX_MADD - VSX floating point muliply/add variations
|
||||||
|
* op - instruction mnemonic
|
||||||
|
* nels - number of elements (1, 2 or 4)
|
||||||
|
* tp - type (float32 or float64)
|
||||||
|
* fld - vsr_t field (f32 or f64)
|
||||||
|
* maddflgs - flags for the float*muladd routine that control the
|
||||||
|
* various forms (madd, msub, nmadd, nmsub)
|
||||||
|
* afrm - A form (1=A, 0=M)
|
||||||
|
* sfprf - set FPRF
|
||||||
|
*/
|
||||||
|
#define VSX_MADD(op, nels, tp, fld, maddflgs, afrm, sfprf) \
|
||||||
|
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||||
|
{ \
|
||||||
|
ppc_vsr_t xt_in, xa, xb, xt_out; \
|
||||||
|
ppc_vsr_t *b, *c; \
|
||||||
|
int i; \
|
||||||
|
\
|
||||||
|
if (afrm) { /* AxB + T */ \
|
||||||
|
b = &xb; \
|
||||||
|
c = &xt_in; \
|
||||||
|
} else { /* AxT + B */ \
|
||||||
|
b = &xt_in; \
|
||||||
|
c = &xb; \
|
||||||
|
} \
|
||||||
|
\
|
||||||
|
getVSR(xA(opcode), &xa, env); \
|
||||||
|
getVSR(xB(opcode), &xb, env); \
|
||||||
|
getVSR(xT(opcode), &xt_in, env); \
|
||||||
|
\
|
||||||
|
xt_out = xt_in; \
|
||||||
|
\
|
||||||
|
helper_reset_fpstatus(env); \
|
||||||
|
\
|
||||||
|
for (i = 0; i < nels; i++) { \
|
||||||
|
float_status tstat = env->fp_status; \
|
||||||
|
set_float_exception_flags(0, &tstat); \
|
||||||
|
xt_out.fld[i] = tp##_muladd(xa.fld[i], b->fld[i], c->fld[i], \
|
||||||
|
maddflgs, &tstat); \
|
||||||
|
env->fp_status.float_exception_flags |= tstat.float_exception_flags; \
|
||||||
|
\
|
||||||
|
if (unlikely(tstat.float_exception_flags & float_flag_invalid)) { \
|
||||||
|
if (tp##_is_signaling_nan(xa.fld[i]) || \
|
||||||
|
tp##_is_signaling_nan(b->fld[i]) || \
|
||||||
|
tp##_is_signaling_nan(c->fld[i])) { \
|
||||||
|
fload_invalid_op_excp(env, POWERPC_EXCP_FP_VXSNAN, sfprf); \
|
||||||
|
tstat.float_exception_flags &= ~float_flag_invalid; \
|
||||||
|
} \
|
||||||
|
if ((tp##_is_infinity(xa.fld[i]) && tp##_is_zero(b->fld[i])) || \
|
||||||
|
(tp##_is_zero(xa.fld[i]) && tp##_is_infinity(b->fld[i]))) { \
|
||||||
|
xt_out.fld[i] = float64_to_##tp(fload_invalid_op_excp(env, \
|
||||||
|
POWERPC_EXCP_FP_VXIMZ, sfprf), &env->fp_status); \
|
||||||
|
tstat.float_exception_flags &= ~float_flag_invalid; \
|
||||||
|
} \
|
||||||
|
if ((tstat.float_exception_flags & float_flag_invalid) && \
|
||||||
|
((tp##_is_infinity(xa.fld[i]) || \
|
||||||
|
tp##_is_infinity(b->fld[i])) && \
|
||||||
|
tp##_is_infinity(c->fld[i]))) { \
|
||||||
|
fload_invalid_op_excp(env, POWERPC_EXCP_FP_VXISI, sfprf); \
|
||||||
|
} \
|
||||||
|
} \
|
||||||
|
if (sfprf) { \
|
||||||
|
helper_compute_fprf(env, xt_out.fld[i], sfprf); \
|
||||||
|
} \
|
||||||
|
} \
|
||||||
|
putVSR(xT(opcode), &xt_out, env); \
|
||||||
|
helper_float_check_status(env); \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define MADD_FLGS 0
|
||||||
|
#define MSUB_FLGS float_muladd_negate_c
|
||||||
|
#define NMADD_FLGS float_muladd_negate_result
|
||||||
|
#define NMSUB_FLGS (float_muladd_negate_c | float_muladd_negate_result)
|
||||||
|
|
||||||
|
VSX_MADD(xsmaddadp, 1, float64, f64, MADD_FLGS, 1, 1)
|
||||||
|
VSX_MADD(xsmaddmdp, 1, float64, f64, MADD_FLGS, 0, 1)
|
||||||
|
VSX_MADD(xsmsubadp, 1, float64, f64, MSUB_FLGS, 1, 1)
|
||||||
|
VSX_MADD(xsmsubmdp, 1, float64, f64, MSUB_FLGS, 0, 1)
|
||||||
|
VSX_MADD(xsnmaddadp, 1, float64, f64, NMADD_FLGS, 1, 1)
|
||||||
|
VSX_MADD(xsnmaddmdp, 1, float64, f64, NMADD_FLGS, 0, 1)
|
||||||
|
VSX_MADD(xsnmsubadp, 1, float64, f64, NMSUB_FLGS, 1, 1)
|
||||||
|
VSX_MADD(xsnmsubmdp, 1, float64, f64, NMSUB_FLGS, 0, 1)
|
||||||
|
|
||||||
|
VSX_MADD(xvmaddadp, 2, float64, f64, MADD_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvmaddmdp, 2, float64, f64, MADD_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvmsubadp, 2, float64, f64, MSUB_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvmsubmdp, 2, float64, f64, MSUB_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvnmaddadp, 2, float64, f64, NMADD_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvnmaddmdp, 2, float64, f64, NMADD_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvnmsubadp, 2, float64, f64, NMSUB_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvnmsubmdp, 2, float64, f64, NMSUB_FLGS, 0, 0)
|
||||||
|
|
||||||
|
VSX_MADD(xvmaddasp, 4, float32, f32, MADD_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvmaddmsp, 4, float32, f32, MADD_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvmsubasp, 4, float32, f32, MSUB_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvmsubmsp, 4, float32, f32, MSUB_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvnmaddasp, 4, float32, f32, NMADD_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvnmaddmsp, 4, float32, f32, NMADD_FLGS, 0, 0)
|
||||||
|
VSX_MADD(xvnmsubasp, 4, float32, f32, NMSUB_FLGS, 1, 0)
|
||||||
|
VSX_MADD(xvnmsubmsp, 4, float32, f32, NMSUB_FLGS, 0, 0)
|
||||||
|
|||||||
@ -260,6 +260,14 @@ DEF_HELPER_2(xssqrtdp, void, env, i32)
|
|||||||
DEF_HELPER_2(xsrsqrtedp, void, env, i32)
|
DEF_HELPER_2(xsrsqrtedp, void, env, i32)
|
||||||
DEF_HELPER_2(xstdivdp, void, env, i32)
|
DEF_HELPER_2(xstdivdp, void, env, i32)
|
||||||
DEF_HELPER_2(xstsqrtdp, void, env, i32)
|
DEF_HELPER_2(xstsqrtdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsmaddadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsmaddmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsmsubadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsmsubmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsnmaddadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsnmaddmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsnmsubadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xsnmsubmdp, void, env, i32)
|
||||||
|
|
||||||
DEF_HELPER_2(xvadddp, void, env, i32)
|
DEF_HELPER_2(xvadddp, void, env, i32)
|
||||||
DEF_HELPER_2(xvsubdp, void, env, i32)
|
DEF_HELPER_2(xvsubdp, void, env, i32)
|
||||||
@ -270,6 +278,14 @@ DEF_HELPER_2(xvsqrtdp, void, env, i32)
|
|||||||
DEF_HELPER_2(xvrsqrtedp, void, env, i32)
|
DEF_HELPER_2(xvrsqrtedp, void, env, i32)
|
||||||
DEF_HELPER_2(xvtdivdp, void, env, i32)
|
DEF_HELPER_2(xvtdivdp, void, env, i32)
|
||||||
DEF_HELPER_2(xvtsqrtdp, void, env, i32)
|
DEF_HELPER_2(xvtsqrtdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmaddadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmaddmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmsubadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmsubmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmaddadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmaddmdp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmsubadp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmsubmdp, void, env, i32)
|
||||||
|
|
||||||
DEF_HELPER_2(xvaddsp, void, env, i32)
|
DEF_HELPER_2(xvaddsp, void, env, i32)
|
||||||
DEF_HELPER_2(xvsubsp, void, env, i32)
|
DEF_HELPER_2(xvsubsp, void, env, i32)
|
||||||
@ -280,6 +296,14 @@ DEF_HELPER_2(xvsqrtsp, void, env, i32)
|
|||||||
DEF_HELPER_2(xvrsqrtesp, void, env, i32)
|
DEF_HELPER_2(xvrsqrtesp, void, env, i32)
|
||||||
DEF_HELPER_2(xvtdivsp, void, env, i32)
|
DEF_HELPER_2(xvtdivsp, void, env, i32)
|
||||||
DEF_HELPER_2(xvtsqrtsp, void, env, i32)
|
DEF_HELPER_2(xvtsqrtsp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmaddasp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmaddmsp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmsubasp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvmsubmsp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmaddasp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmaddmsp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmsubasp, void, env, i32)
|
||||||
|
DEF_HELPER_2(xvnmsubmsp, void, env, i32)
|
||||||
|
|
||||||
DEF_HELPER_2(efscfsi, i32, env, i32)
|
DEF_HELPER_2(efscfsi, i32, env, i32)
|
||||||
DEF_HELPER_2(efscfui, i32, env, i32)
|
DEF_HELPER_2(efscfui, i32, env, i32)
|
||||||
|
|||||||
@ -7313,6 +7313,14 @@ GEN_VSX_HELPER_2(xssqrtdp, 0x16, 0x04, 0, PPC2_VSX)
|
|||||||
GEN_VSX_HELPER_2(xsrsqrtedp, 0x14, 0x04, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xsrsqrtedp, 0x14, 0x04, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xstdivdp, 0x14, 0x07, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xstdivdp, 0x14, 0x07, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xstsqrtdp, 0x14, 0x06, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xstsqrtdp, 0x14, 0x06, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsmaddadp, 0x04, 0x04, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsmaddmdp, 0x04, 0x05, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsmsubadp, 0x04, 0x06, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsmsubmdp, 0x04, 0x07, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsnmaddadp, 0x04, 0x14, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsnmaddmdp, 0x04, 0x15, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsnmsubadp, 0x04, 0x16, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xsnmsubmdp, 0x04, 0x17, 0, PPC2_VSX)
|
||||||
|
|
||||||
GEN_VSX_HELPER_2(xvadddp, 0x00, 0x0C, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvadddp, 0x00, 0x0C, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvsubdp, 0x00, 0x0D, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvsubdp, 0x00, 0x0D, 0, PPC2_VSX)
|
||||||
@ -7323,6 +7331,14 @@ GEN_VSX_HELPER_2(xvsqrtdp, 0x16, 0x0C, 0, PPC2_VSX)
|
|||||||
GEN_VSX_HELPER_2(xvrsqrtedp, 0x14, 0x0C, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvrsqrtedp, 0x14, 0x0C, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvtdivdp, 0x14, 0x0F, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvtdivdp, 0x14, 0x0F, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvtsqrtdp, 0x14, 0x0E, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvtsqrtdp, 0x14, 0x0E, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmaddadp, 0x04, 0x0C, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmaddmdp, 0x04, 0x0D, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmsubadp, 0x04, 0x0E, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmsubmdp, 0x04, 0x0F, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmaddadp, 0x04, 0x1C, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmaddmdp, 0x04, 0x1D, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmsubadp, 0x04, 0x1E, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmsubmdp, 0x04, 0x1F, 0, PPC2_VSX)
|
||||||
|
|
||||||
GEN_VSX_HELPER_2(xvaddsp, 0x00, 0x08, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvaddsp, 0x00, 0x08, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvsubsp, 0x00, 0x09, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvsubsp, 0x00, 0x09, 0, PPC2_VSX)
|
||||||
@ -7333,6 +7349,14 @@ GEN_VSX_HELPER_2(xvsqrtsp, 0x16, 0x08, 0, PPC2_VSX)
|
|||||||
GEN_VSX_HELPER_2(xvrsqrtesp, 0x14, 0x08, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvrsqrtesp, 0x14, 0x08, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvtdivsp, 0x14, 0x0B, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvtdivsp, 0x14, 0x0B, 0, PPC2_VSX)
|
||||||
GEN_VSX_HELPER_2(xvtsqrtsp, 0x14, 0x0A, 0, PPC2_VSX)
|
GEN_VSX_HELPER_2(xvtsqrtsp, 0x14, 0x0A, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmaddasp, 0x04, 0x08, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmaddmsp, 0x04, 0x09, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmsubasp, 0x04, 0x0A, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvmsubmsp, 0x04, 0x0B, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmaddasp, 0x04, 0x18, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmaddmsp, 0x04, 0x19, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmsubasp, 0x04, 0x1A, 0, PPC2_VSX)
|
||||||
|
GEN_VSX_HELPER_2(xvnmsubmsp, 0x04, 0x1B, 0, PPC2_VSX)
|
||||||
|
|
||||||
#define VSX_LOGICAL(name, tcg_op) \
|
#define VSX_LOGICAL(name, tcg_op) \
|
||||||
static void glue(gen_, name)(DisasContext * ctx) \
|
static void glue(gen_, name)(DisasContext * ctx) \
|
||||||
@ -10024,6 +10048,14 @@ GEN_XX2FORM(xssqrtdp, 0x16, 0x04, PPC2_VSX),
|
|||||||
GEN_XX2FORM(xsrsqrtedp, 0x14, 0x04, PPC2_VSX),
|
GEN_XX2FORM(xsrsqrtedp, 0x14, 0x04, PPC2_VSX),
|
||||||
GEN_XX3FORM(xstdivdp, 0x14, 0x07, PPC2_VSX),
|
GEN_XX3FORM(xstdivdp, 0x14, 0x07, PPC2_VSX),
|
||||||
GEN_XX2FORM(xstsqrtdp, 0x14, 0x06, PPC2_VSX),
|
GEN_XX2FORM(xstsqrtdp, 0x14, 0x06, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsmaddadp, 0x04, 0x04, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsmaddmdp, 0x04, 0x05, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsmsubadp, 0x04, 0x06, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsmsubmdp, 0x04, 0x07, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsnmaddadp, 0x04, 0x14, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsnmaddmdp, 0x04, 0x15, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsnmsubadp, 0x04, 0x16, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xsnmsubmdp, 0x04, 0x17, PPC2_VSX),
|
||||||
|
|
||||||
GEN_XX3FORM(xvadddp, 0x00, 0x0C, PPC2_VSX),
|
GEN_XX3FORM(xvadddp, 0x00, 0x0C, PPC2_VSX),
|
||||||
GEN_XX3FORM(xvsubdp, 0x00, 0x0D, PPC2_VSX),
|
GEN_XX3FORM(xvsubdp, 0x00, 0x0D, PPC2_VSX),
|
||||||
@ -10034,6 +10066,14 @@ GEN_XX2FORM(xvsqrtdp, 0x16, 0x0C, PPC2_VSX),
|
|||||||
GEN_XX2FORM(xvrsqrtedp, 0x14, 0x0C, PPC2_VSX),
|
GEN_XX2FORM(xvrsqrtedp, 0x14, 0x0C, PPC2_VSX),
|
||||||
GEN_XX3FORM(xvtdivdp, 0x14, 0x0F, PPC2_VSX),
|
GEN_XX3FORM(xvtdivdp, 0x14, 0x0F, PPC2_VSX),
|
||||||
GEN_XX2FORM(xvtsqrtdp, 0x14, 0x0E, PPC2_VSX),
|
GEN_XX2FORM(xvtsqrtdp, 0x14, 0x0E, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmaddadp, 0x04, 0x0C, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmaddmdp, 0x04, 0x0D, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmsubadp, 0x04, 0x0E, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmsubmdp, 0x04, 0x0F, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmaddadp, 0x04, 0x1C, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmaddmdp, 0x04, 0x1D, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmsubadp, 0x04, 0x1E, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmsubmdp, 0x04, 0x1F, PPC2_VSX),
|
||||||
|
|
||||||
GEN_XX3FORM(xvaddsp, 0x00, 0x08, PPC2_VSX),
|
GEN_XX3FORM(xvaddsp, 0x00, 0x08, PPC2_VSX),
|
||||||
GEN_XX3FORM(xvsubsp, 0x00, 0x09, PPC2_VSX),
|
GEN_XX3FORM(xvsubsp, 0x00, 0x09, PPC2_VSX),
|
||||||
@ -10044,6 +10084,14 @@ GEN_XX2FORM(xvsqrtsp, 0x16, 0x08, PPC2_VSX),
|
|||||||
GEN_XX2FORM(xvrsqrtesp, 0x14, 0x08, PPC2_VSX),
|
GEN_XX2FORM(xvrsqrtesp, 0x14, 0x08, PPC2_VSX),
|
||||||
GEN_XX3FORM(xvtdivsp, 0x14, 0x0B, PPC2_VSX),
|
GEN_XX3FORM(xvtdivsp, 0x14, 0x0B, PPC2_VSX),
|
||||||
GEN_XX2FORM(xvtsqrtsp, 0x14, 0x0A, PPC2_VSX),
|
GEN_XX2FORM(xvtsqrtsp, 0x14, 0x0A, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmaddasp, 0x04, 0x08, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmaddmsp, 0x04, 0x09, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmsubasp, 0x04, 0x0A, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvmsubmsp, 0x04, 0x0B, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmaddasp, 0x04, 0x18, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmaddmsp, 0x04, 0x19, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmsubasp, 0x04, 0x1A, PPC2_VSX),
|
||||||
|
GEN_XX3FORM(xvnmsubmsp, 0x04, 0x1B, PPC2_VSX),
|
||||||
|
|
||||||
#undef VSX_LOGICAL
|
#undef VSX_LOGICAL
|
||||||
#define VSX_LOGICAL(name, opc2, opc3, fl2) \
|
#define VSX_LOGICAL(name, opc2, opc3, fl2) \
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user