mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

hw/riscv: virt: Simplify virt_{get,set}_aclint()

Browse Source 
There is no need to declare an intermediate "MachineState *ms".

Signed-off-by: Bin Meng <bmeng@tinylab.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20230206085007.3618715-1-bmeng@tinylab.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Bin Meng 2023-02-06 16:50:07 +08:00 committed by Alistair Francis
parent 947bf7fe9f
commit 5474aa4f3e
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
hw/riscv/virt.c
View File

@ -1583,16 +1583,14 @@ static void virt_set_aia(Object *obj, const char *val, Error **errp)
static bool virt_get_aclint(Object *obj, Error **errp) static bool virt_get_aclint(Object *obj, Error **errp)
{ {
MachineState *ms = MACHINE(obj); RISCVVirtState *s = RISCV_VIRT_MACHINE(obj);
RISCVVirtState *s = RISCV_VIRT_MACHINE(ms);
return s->have_aclint; return s->have_aclint;
} }
static void virt_set_aclint(Object *obj, bool value, Error **errp) static void virt_set_aclint(Object *obj, bool value, Error **errp)
{ {
MachineState *ms = MACHINE(obj); RISCVVirtState *s = RISCV_VIRT_MACHINE(obj);
RISCVVirtState *s = RISCV_VIRT_MACHINE(ms);
s->have_aclint = value; s->have_aclint = value;
} }