nand: pin values are uint8_t
Signed-off-by: Juan Quintela <quintela@redhat.com>
This commit is contained in:
parent
38cb3aa9b4
commit
51db57f7e8
@ -21,8 +21,8 @@ pflash_t *pflash_cfi02_register(target_phys_addr_t base, ram_addr_t off,
|
||||
typedef struct NANDFlashState NANDFlashState;
|
||||
NANDFlashState *nand_init(int manf_id, int chip_id);
|
||||
void nand_done(NANDFlashState *s);
|
||||
void nand_setpins(NANDFlashState *s,
|
||||
int cle, int ale, int ce, int wp, int gnd);
|
||||
void nand_setpins(NANDFlashState *s, uint8_t cle, uint8_t ale,
|
||||
uint8_t ce, uint8_t wp, uint8_t gnd);
|
||||
void nand_getpins(NANDFlashState *s, int *rb);
|
||||
void nand_setio(NANDFlashState *s, uint8_t value);
|
||||
uint8_t nand_getio(NANDFlashState *s);
|
||||
|
@ -52,7 +52,7 @@ struct NANDFlashState {
|
||||
BlockDriverState *bdrv;
|
||||
int mem_oob;
|
||||
|
||||
int cle, ale, ce, wp, gnd;
|
||||
uint8_t cle, ale, ce, wp, gnd;
|
||||
|
||||
uint8_t io[MAX_PAGE + MAX_OOB + 0x400];
|
||||
uint8_t *ioaddr;
|
||||
@ -329,8 +329,8 @@ static int nand_load(QEMUFile *f, void *opaque, int version_id)
|
||||
*
|
||||
* CE, WP and R/B are active low.
|
||||
*/
|
||||
void nand_setpins(NANDFlashState *s,
|
||||
int cle, int ale, int ce, int wp, int gnd)
|
||||
void nand_setpins(NANDFlashState *s, uint8_t cle, uint8_t ale,
|
||||
uint8_t ce, uint8_t wp, uint8_t gnd)
|
||||
{
|
||||
s->cle = cle;
|
||||
s->ale = ale;
|
||||
|
Loading…
Reference in New Issue
Block a user