target/tricore: Introduce ISA 1.6.2 feature
we also introduce the tc37x CPU that implements that ISA version. Acked-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Message-Id: <20230614100039.1337971-2-kbastian@mail.uni-paderborn.de>
This commit is contained in:
parent
c5ffd16ba4
commit
4d2b2e766a
@ -104,6 +104,10 @@ static void tricore_cpu_realizefn(DeviceState *dev, Error **errp)
|
||||
}
|
||||
|
||||
/* Some features automatically imply others */
|
||||
if (tricore_feature(env, TRICORE_FEATURE_162)) {
|
||||
set_feature(env, TRICORE_FEATURE_161);
|
||||
}
|
||||
|
||||
if (tricore_feature(env, TRICORE_FEATURE_161)) {
|
||||
set_feature(env, TRICORE_FEATURE_16);
|
||||
}
|
||||
@ -164,6 +168,14 @@ static void tc27x_initfn(Object *obj)
|
||||
set_feature(&cpu->env, TRICORE_FEATURE_161);
|
||||
}
|
||||
|
||||
static void tc37x_initfn(Object *obj)
|
||||
{
|
||||
TriCoreCPU *cpu = TRICORE_CPU(obj);
|
||||
|
||||
set_feature(&cpu->env, TRICORE_FEATURE_162);
|
||||
}
|
||||
|
||||
|
||||
#include "hw/core/sysemu-cpu-ops.h"
|
||||
|
||||
static const struct SysemuCPUOps tricore_sysemu_ops = {
|
||||
@ -226,6 +238,7 @@ static const TypeInfo tricore_cpu_type_infos[] = {
|
||||
DEFINE_TRICORE_CPU_TYPE("tc1796", tc1796_initfn),
|
||||
DEFINE_TRICORE_CPU_TYPE("tc1797", tc1797_initfn),
|
||||
DEFINE_TRICORE_CPU_TYPE("tc27x", tc27x_initfn),
|
||||
DEFINE_TRICORE_CPU_TYPE("tc37x", tc37x_initfn),
|
||||
};
|
||||
|
||||
DEFINE_TYPES(tricore_cpu_type_infos)
|
||||
|
@ -273,6 +273,7 @@ enum tricore_features {
|
||||
TRICORE_FEATURE_131,
|
||||
TRICORE_FEATURE_16,
|
||||
TRICORE_FEATURE_161,
|
||||
TRICORE_FEATURE_162,
|
||||
};
|
||||
|
||||
static inline int tricore_feature(CPUTriCoreState *env, int feature)
|
||||
|
Loading…
x
Reference in New Issue
Block a user