mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/riscv: rvv-1.0: update opivv_vadc_check() comment

Browse Source 
Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions is
moved to Section 11.4 in RVV v1.0 spec. Update the comment, no
functional changes.

Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20211210075704.23951-77-frank.chang@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Frank Chang 2021-12-10 15:57:02 +08:00 committed by Alistair Francis
parent 9c0d2559de
commit 45ca2ca6bd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target/riscv/insn_trans/trans_rvv.c.inc
View File

@ -1613,7 +1613,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmrr *a) \
/* /*
* For vadc and vsbc, an illegal instruction exception is raised if the * For vadc and vsbc, an illegal instruction exception is raised if the
* destination vector register is v0 and LMUL > 1. (Section 12.4) * destination vector register is v0 and LMUL > 1. (Section 11.4)
*/ */
static bool opivv_vadc_check(DisasContext *s, arg_rmrr *a) static bool opivv_vadc_check(DisasContext *s, arg_rmrr *a)
{ {