mirrors
/
qemu
mirror of https://gitlab.com/qemu-project/qemu
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

hw: arm: allwinner-r40: Add i2c0 device 

TWI(i2c) is designed to be used as an interface between CPU host and the
serial 2-Wire bus. It can support all standard 2-Wire transfer, can be
operated in standard mode(100kbit/s) or fast-mode, supporting data rate
up to 400kbit/s.

Signed-off-by: qianfan Zhao <qianfanguijin@163.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
qianfan Zhao 2023-06-06 10:19:32 +01:00 committed by Peter Maydell
parent d1e409c583
commit 44814e210a
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
hw/arm/allwinner-r40.c
View File

@ -52,6 +52,7 @@ const hwaddr allwinner_r40_memmap[] = {
[AW_R40_DEV_UART5] = 0x01c29400, [AW_R40_DEV_UART5] = 0x01c29400,
[AW_R40_DEV_UART6] = 0x01c29800, [AW_R40_DEV_UART6] = 0x01c29800,
[AW_R40_DEV_UART7] = 0x01c29c00, [AW_R40_DEV_UART7] = 0x01c29c00,
[AW_R40_DEV_TWI0] = 0x01c2ac00,
[AW_R40_DEV_GIC_DIST] = 0x01c81000, [AW_R40_DEV_GIC_DIST] = 0x01c81000,
[AW_R40_DEV_GIC_CPU] = 0x01c82000, [AW_R40_DEV_GIC_CPU] = 0x01c82000,
[AW_R40_DEV_GIC_HYP] = 0x01c84000, [AW_R40_DEV_GIC_HYP] = 0x01c84000,
@ -115,7 +116,6 @@ static struct AwR40Unimplemented r40_unimplemented[] = {
{ "uart7", 0x01c29c00, 1 * KiB }, { "uart7", 0x01c29c00, 1 * KiB },
{ "ps20", 0x01c2a000, 1 * KiB }, { "ps20", 0x01c2a000, 1 * KiB },
{ "ps21", 0x01c2a400, 1 * KiB }, { "ps21", 0x01c2a400, 1 * KiB },
{ "twi0", 0x01c2ac00, 1 * KiB },
{ "twi1", 0x01c2b000, 1 * KiB }, { "twi1", 0x01c2b000, 1 * KiB },
{ "twi2", 0x01c2b400, 1 * KiB }, { "twi2", 0x01c2b400, 1 * KiB },
{ "twi3", 0x01c2b800, 1 * KiB }, { "twi3", 0x01c2b800, 1 * KiB },
@ -167,6 +167,7 @@ enum {
AW_R40_GIC_SPI_UART1 = 2, AW_R40_GIC_SPI_UART1 = 2,
AW_R40_GIC_SPI_UART2 = 3, AW_R40_GIC_SPI_UART2 = 3,
AW_R40_GIC_SPI_UART3 = 4, AW_R40_GIC_SPI_UART3 = 4,
AW_R40_GIC_SPI_TWI0 = 7,
AW_R40_GIC_SPI_UART4 = 17, AW_R40_GIC_SPI_UART4 = 17,
AW_R40_GIC_SPI_UART5 = 18, AW_R40_GIC_SPI_UART5 = 18,
AW_R40_GIC_SPI_UART6 = 19, AW_R40_GIC_SPI_UART6 = 19,
@ -270,6 +271,8 @@ static void allwinner_r40_init(Object *obj)
object_initialize_child(obj, mmc_names[i], &s->mmc[i], object_initialize_child(obj, mmc_names[i], &s->mmc[i],
TYPE_AW_SDHOST_SUN5I); TYPE_AW_SDHOST_SUN5I);
} }
object_initialize_child(obj, "twi0", &s->i2c0, TYPE_AW_I2C_SUN6I);
} }
static void allwinner_r40_realize(DeviceState *dev, Error **errp) static void allwinner_r40_realize(DeviceState *dev, Error **errp)
@ -416,6 +419,12 @@ static void allwinner_r40_realize(DeviceState *dev, Error **errp)
115200, serial_hd(i), DEVICE_NATIVE_ENDIAN); 115200, serial_hd(i), DEVICE_NATIVE_ENDIAN);
} }
/* I2C */
sysbus_realize(SYS_BUS_DEVICE(&s->i2c0), &error_fatal);
sysbus_mmio_map(SYS_BUS_DEVICE(&s->i2c0), 0, s->memmap[AW_R40_DEV_TWI0]);
sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c0), 0,
qdev_get_gpio_in(DEVICE(&s->gic), AW_R40_GIC_SPI_TWI0));
/* Unimplemented devices */ /* Unimplemented devices */
for (i = 0; i < ARRAY_SIZE(r40_unimplemented); i++) { for (i = 0; i < ARRAY_SIZE(r40_unimplemented); i++) {
create_unimplemented_device(r40_unimplemented[i].device_name, create_unimplemented_device(r40_unimplemented[i].device_name,

3
include/hw/arm/allwinner-r40.h
View File

@ -26,6 +26,7 @@
#include "hw/intc/arm_gic.h" #include "hw/intc/arm_gic.h"
#include "hw/sd/allwinner-sdhost.h" #include "hw/sd/allwinner-sdhost.h"
#include "hw/misc/allwinner-r40-ccu.h" #include "hw/misc/allwinner-r40-ccu.h"
#include "hw/i2c/allwinner-i2c.h"
#include "target/arm/cpu.h" #include "target/arm/cpu.h"
#include "sysemu/block-backend.h" #include "sysemu/block-backend.h"
@ -48,6 +49,7 @@ enum {
AW_R40_DEV_UART5, AW_R40_DEV_UART5,
AW_R40_DEV_UART6, AW_R40_DEV_UART6,
AW_R40_DEV_UART7, AW_R40_DEV_UART7,
AW_R40_DEV_TWI0,
AW_R40_DEV_GIC_DIST, AW_R40_DEV_GIC_DIST,
AW_R40_DEV_GIC_CPU, AW_R40_DEV_GIC_CPU,
AW_R40_DEV_GIC_HYP, AW_R40_DEV_GIC_HYP,
@ -89,6 +91,7 @@ struct AwR40State {
AwA10PITState timer; AwA10PITState timer;
AwSdHostState mmc[AW_R40_NUM_MMCS]; AwSdHostState mmc[AW_R40_NUM_MMCS];
AwR40ClockCtlState ccu; AwR40ClockCtlState ccu;
AWI2CState i2c0;
GICState gic; GICState gic;
MemoryRegion sram_a1; MemoryRegion sram_a1;
MemoryRegion sram_a2; MemoryRegion sram_a2;