target/m68k: Implement TRAPV
Reviewed-by: Laurent Vivier <laurent@vivier.eu> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220602013401.303699-13-richard.henderson@linaro.org> Signed-off-by: Laurent Vivier <laurent@vivier.eu>
This commit is contained in:
parent
815c6dea46
commit
43accc4862
@ -4910,6 +4910,14 @@ DISAS_INSN(trapcc)
|
||||
do_trapcc(s, &c);
|
||||
}
|
||||
|
||||
DISAS_INSN(trapv)
|
||||
{
|
||||
DisasCompare c;
|
||||
|
||||
gen_cc_cond(&c, s, 9); /* V set */
|
||||
do_trapcc(s, &c);
|
||||
}
|
||||
|
||||
static void gen_load_fcr(DisasContext *s, TCGv res, int reg)
|
||||
{
|
||||
switch (reg) {
|
||||
@ -6074,6 +6082,7 @@ void register_m68k_insns (CPUM68KState *env)
|
||||
BASE(nop, 4e71, ffff);
|
||||
INSN(rtd, 4e74, ffff, RTD);
|
||||
BASE(rts, 4e75, ffff);
|
||||
INSN(trapv, 4e76, ffff, M68000);
|
||||
INSN(rtr, 4e77, ffff, M68000);
|
||||
BASE(jump, 4e80, ffc0);
|
||||
BASE(jump, 4ec0, ffc0);
|
||||
|
Loading…
x
Reference in New Issue
Block a user