mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_instruction

Browse Source 
gen_reserved_instruction() is easier to read than
generate_exception_end(ctx, EXCP_RI), replace it.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20201214183739.500368-12-f4bug@amsat.org>
This commit is contained in:
Philippe Mathieu-Daudé 2020-12-10 20:44:23 +01:00
parent 11a7511856
commit 3a4ef3b7ee
2 changed files with 368 additions and 362 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

729
target/mips/translate.c
View File

File diff suppressed because it is too large Load Diff

1
target/mips/translate.h
View File

@ -55,6 +55,7 @@ typedef struct DisasContext {
void generate_exception(DisasContext *ctx, int excp);
void generate_exception_err(DisasContext *ctx, int excp, int err);
void generate_exception_end(DisasContext *ctx, int excp);
void gen_reserved_instruction(DisasContext *ctx);
void check_insn(DisasContext *ctx, uint64_t flags);
#ifdef TARGET_MIPS64