mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

vmxcap: add tertiary execution controls

Browse Source 
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Paolo Bonzini 2022-05-11 18:39:12 +02:00
parent 7adb75d6be
commit 333dbac358
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
scripts/kvm/vmxcap
View File

@ -23,6 +23,7 @@ MSR_IA32_VMX_TRUE_PROCBASED_CTLS = 0x48E
MSR_IA32_VMX_TRUE_EXIT_CTLS = 0x48F MSR_IA32_VMX_TRUE_EXIT_CTLS = 0x48F
MSR_IA32_VMX_TRUE_ENTRY_CTLS = 0x490 MSR_IA32_VMX_TRUE_ENTRY_CTLS = 0x490
MSR_IA32_VMX_VMFUNC = 0x491 MSR_IA32_VMX_VMFUNC = 0x491
MSR_IA32_VMX_PROCBASED_CTLS3 = 0x492
class msr(object): class msr(object):
def __init__(self): def __init__(self):
@ -71,6 +72,13 @@ class Control(object):
s = 'yes' s = 'yes'
print(' %-40s %s' % (self.bits[bit], s)) print(' %-40s %s' % (self.bits[bit], s))
# All 64 bits in the tertiary controls MSR are allowed-1
class Allowed1Control(Control):
def read2(self, nr):
m = msr()
val = m.read(nr, 0)
return (0, val)
class Misc(object): class Misc(object):
def __init__(self, name, bits, msr): def __init__(self, name, bits, msr):
self.name = name self.name = name
@ -135,6 +143,7 @@ controls = [
12: 'RDTSC exiting', 12: 'RDTSC exiting',
15: 'CR3-load exiting', 15: 'CR3-load exiting',
16: 'CR3-store exiting', 16: 'CR3-store exiting',
17: 'Activate tertiary controls',
19: 'CR8-load exiting', 19: 'CR8-load exiting',
20: 'CR8-store exiting', 20: 'CR8-store exiting',
21: 'Use TPR shadow', 21: 'Use TPR shadow',
@ -186,6 +195,14 @@ controls = [
cap_msr = MSR_IA32_VMX_PROCBASED_CTLS2, cap_msr = MSR_IA32_VMX_PROCBASED_CTLS2,
), ),
Allowed1Control(
name = 'tertiary processor-based controls',
bits = {
4: 'Enable IPI virtualization'
},
cap_msr = MSR_IA32_VMX_PROCBASED_CTLS3,
),
Control( Control(
name = 'VM-Exit controls', name = 'VM-Exit controls',
bits = { bits = {