s390x/tcg: Implement VECTOR COUNT LEADING ZEROS
For 8/16, use the 32 bit variant and properly subtract the added leading zero bits. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: David Hildenbrand <david@redhat.com>
This commit is contained in:
parent
ff825c6d64
commit
28863f1dbd
@ -150,6 +150,8 @@ DEF_HELPER_FLAGS_4(gvec_vavg8, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
|||||||
DEF_HELPER_FLAGS_4(gvec_vavg16, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
DEF_HELPER_FLAGS_4(gvec_vavg16, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
||||||
DEF_HELPER_FLAGS_4(gvec_vavgl8, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
DEF_HELPER_FLAGS_4(gvec_vavgl8, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
||||||
DEF_HELPER_FLAGS_4(gvec_vavgl16, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
DEF_HELPER_FLAGS_4(gvec_vavgl16, TCG_CALL_NO_RWG, void, ptr, cptr, cptr, i32)
|
||||||
|
DEF_HELPER_FLAGS_3(gvec_vclz8, TCG_CALL_NO_RWG, void, ptr, cptr, i32)
|
||||||
|
DEF_HELPER_FLAGS_3(gvec_vclz16, TCG_CALL_NO_RWG, void, ptr, cptr, i32)
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
DEF_HELPER_3(servc, i32, env, i64, i64)
|
DEF_HELPER_3(servc, i32, env, i64, i64)
|
||||||
|
@ -1084,6 +1084,8 @@
|
|||||||
E(0xe7fb, VCH, VRR_b, V, 0, 0, 0, 0, vc, 0, TCG_COND_GT, IF_VEC)
|
E(0xe7fb, VCH, VRR_b, V, 0, 0, 0, 0, vc, 0, TCG_COND_GT, IF_VEC)
|
||||||
/* VECTOR COMPARE HIGH LOGICAL */
|
/* VECTOR COMPARE HIGH LOGICAL */
|
||||||
E(0xe7f9, VCHL, VRR_b, V, 0, 0, 0, 0, vc, 0, TCG_COND_GTU, IF_VEC)
|
E(0xe7f9, VCHL, VRR_b, V, 0, 0, 0, 0, vc, 0, TCG_COND_GTU, IF_VEC)
|
||||||
|
/* VECTOR COUNT LEADING ZEROS */
|
||||||
|
F(0xe753, VCLZ, VRR_a, V, 0, 0, 0, 0, vclz, 0, IF_VEC)
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
/* COMPARE AND SWAP AND PURGE */
|
/* COMPARE AND SWAP AND PURGE */
|
||||||
|
@ -182,6 +182,9 @@ static void get_vec_element_ptr_i64(TCGv_ptr ptr, uint8_t reg, TCGv_i64 enr,
|
|||||||
tcg_temp_free_i64(tmp);
|
tcg_temp_free_i64(tmp);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#define gen_gvec_2(v1, v2, gen) \
|
||||||
|
tcg_gen_gvec_2(vec_full_reg_offset(v1), vec_full_reg_offset(v2), \
|
||||||
|
16, 16, gen)
|
||||||
#define gen_gvec_3(v1, v2, v3, gen) \
|
#define gen_gvec_3(v1, v2, v3, gen) \
|
||||||
tcg_gen_gvec_3(vec_full_reg_offset(v1), vec_full_reg_offset(v2), \
|
tcg_gen_gvec_3(vec_full_reg_offset(v1), vec_full_reg_offset(v2), \
|
||||||
vec_full_reg_offset(v3), 16, 16, gen)
|
vec_full_reg_offset(v3), 16, 16, gen)
|
||||||
@ -1417,3 +1420,31 @@ static DisasJumpType op_vc(DisasContext *s, DisasOps *o)
|
|||||||
}
|
}
|
||||||
return DISAS_NEXT;
|
return DISAS_NEXT;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static void gen_clz_i32(TCGv_i32 d, TCGv_i32 a)
|
||||||
|
{
|
||||||
|
tcg_gen_clzi_i32(d, a, 32);
|
||||||
|
}
|
||||||
|
|
||||||
|
static void gen_clz_i64(TCGv_i64 d, TCGv_i64 a)
|
||||||
|
{
|
||||||
|
tcg_gen_clzi_i64(d, a, 64);
|
||||||
|
}
|
||||||
|
|
||||||
|
static DisasJumpType op_vclz(DisasContext *s, DisasOps *o)
|
||||||
|
{
|
||||||
|
const uint8_t es = get_field(s->fields, m3);
|
||||||
|
static const GVecGen2 g[4] = {
|
||||||
|
{ .fno = gen_helper_gvec_vclz8, },
|
||||||
|
{ .fno = gen_helper_gvec_vclz16, },
|
||||||
|
{ .fni4 = gen_clz_i32, },
|
||||||
|
{ .fni8 = gen_clz_i64, },
|
||||||
|
};
|
||||||
|
|
||||||
|
if (es > ES_64) {
|
||||||
|
gen_program_exception(s, PGM_SPECIFICATION);
|
||||||
|
return DISAS_NORETURN;
|
||||||
|
}
|
||||||
|
gen_gvec_2(get_field(s->fields, v1), get_field(s->fields, v2), &g[es]);
|
||||||
|
return DISAS_NEXT;
|
||||||
|
}
|
||||||
|
@ -46,3 +46,17 @@ void HELPER(gvec_vavgl##BITS)(void *v1, const void *v2, const void *v3, \
|
|||||||
}
|
}
|
||||||
DEF_VAVGL(8)
|
DEF_VAVGL(8)
|
||||||
DEF_VAVGL(16)
|
DEF_VAVGL(16)
|
||||||
|
|
||||||
|
#define DEF_VCLZ(BITS) \
|
||||||
|
void HELPER(gvec_vclz##BITS)(void *v1, const void *v2, uint32_t desc) \
|
||||||
|
{ \
|
||||||
|
int i; \
|
||||||
|
\
|
||||||
|
for (i = 0; i < (128 / BITS); i++) { \
|
||||||
|
const uint##BITS##_t a = s390_vec_read_element##BITS(v2, i); \
|
||||||
|
\
|
||||||
|
s390_vec_write_element##BITS(v1, i, clz32(a) - 32 + BITS); \
|
||||||
|
} \
|
||||||
|
}
|
||||||
|
DEF_VCLZ(8)
|
||||||
|
DEF_VCLZ(16)
|
||||||
|
Loading…
Reference in New Issue
Block a user