mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/riscv: Remove decode_RV32_64G()

Browse Source 
decodetree handles all instructions now so the fallback is not necessary
anymore.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Signed-off-by: Peer Adelt <peer.adelt@hni.uni-paderborn.de>
This commit is contained in:
Bastian Koppelmann 2019-02-13 07:54:09 -08:00
parent 8f7bc27386
commit 25e6ca30c6
1 changed files with 1 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
target/riscv/translate.c
View File

@ -651,24 +651,6 @@ bool decode_insn16(DisasContext *ctx, uint16_t insn);
#include "decode_insn16.inc.c"
#include "insn_trans/trans_rvc.inc.c"
static void decode_RV32_64G(DisasContext *ctx)
{
uint32_t op;
/* We do not do misaligned address check here: the address should never be
* misaligned at this point. Instructions that set PC must do the check,
* since epc must be the address of the instruction that caused us to
* perform the misaligned instruction fetch */
op = MASK_OP_MAJOR(ctx->opcode);
switch (op) {
default:
gen_exception_illegal(ctx);
break;
}
}
static void decode_opc(DisasContext *ctx)
{
/* check for compressed insn */
@ -685,8 +667,7 @@ static void decode_opc(DisasContext *ctx)
} else {
ctx->pc_succ_insn = ctx->base.pc_next + 4;
if (!decode_insn32(ctx, ctx->opcode)) {
/* fallback to old decoder */
decode_RV32_64G(ctx);
gen_exception_illegal(ctx);
}
}
}