target/arm: Split arm_pre_translate_insn
Create arm_check_ss_active and arm_check_kernelpage. Reverse the order of the tests. While it doesn't matter in practice, because only user-only has a kernel page and user-only never sets ss_active, ss_active has priority over execution exceptions and it is best to keep them in the proper order. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
0bb72bca7c
commit
258a00e5a4
@ -9502,7 +9502,7 @@ static void arm_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
|
||||
dc->insn_start = tcg_last_op();
|
||||
}
|
||||
|
||||
static bool arm_pre_translate_insn(DisasContext *dc)
|
||||
static bool arm_check_kernelpage(DisasContext *dc)
|
||||
{
|
||||
#ifdef CONFIG_USER_ONLY
|
||||
/* Intercept jump to the magic kernel page. */
|
||||
@ -9514,7 +9514,11 @@ static bool arm_pre_translate_insn(DisasContext *dc)
|
||||
return true;
|
||||
}
|
||||
#endif
|
||||
return false;
|
||||
}
|
||||
|
||||
static bool arm_check_ss_active(DisasContext *dc)
|
||||
{
|
||||
if (dc->ss_active && !dc->pstate_ss) {
|
||||
/* Singlestep state is Active-pending.
|
||||
* If we're in this state at the start of a TB then either
|
||||
@ -9551,7 +9555,7 @@ static void arm_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)
|
||||
uint32_t pc = dc->base.pc_next;
|
||||
unsigned int insn;
|
||||
|
||||
if (arm_pre_translate_insn(dc)) {
|
||||
if (arm_check_ss_active(dc) || arm_check_kernelpage(dc)) {
|
||||
dc->base.pc_next = pc + 4;
|
||||
return;
|
||||
}
|
||||
@ -9622,7 +9626,7 @@ static void thumb_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)
|
||||
uint32_t insn;
|
||||
bool is_16bit;
|
||||
|
||||
if (arm_pre_translate_insn(dc)) {
|
||||
if (arm_check_ss_active(dc) || arm_check_kernelpage(dc)) {
|
||||
dc->base.pc_next = pc + 2;
|
||||
return;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user