target-ppc: Use mul*2 in mulh* insns
Cc: Alexander Graf <agraf@suse.de> Signed-off-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
bf45f97133
commit
23ad1d5d3c
target-ppc
@ -30,8 +30,6 @@ DEF_HELPER_2(icbi, void, env, tl)
|
|||||||
DEF_HELPER_5(lscbx, tl, env, tl, i32, i32, i32)
|
DEF_HELPER_5(lscbx, tl, env, tl, i32, i32, i32)
|
||||||
|
|
||||||
#if defined(TARGET_PPC64)
|
#if defined(TARGET_PPC64)
|
||||||
DEF_HELPER_FLAGS_2(mulhd, TCG_CALL_NO_RWG_SE, i64, i64, i64)
|
|
||||||
DEF_HELPER_FLAGS_2(mulhdu, TCG_CALL_NO_RWG_SE, i64, i64, i64)
|
|
||||||
DEF_HELPER_3(mulldo, i64, env, i64, i64)
|
DEF_HELPER_3(mulldo, i64, env, i64, i64)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
@ -25,24 +25,6 @@
|
|||||||
/* Fixed point operations helpers */
|
/* Fixed point operations helpers */
|
||||||
#if defined(TARGET_PPC64)
|
#if defined(TARGET_PPC64)
|
||||||
|
|
||||||
/* multiply high word */
|
|
||||||
uint64_t helper_mulhd(uint64_t arg1, uint64_t arg2)
|
|
||||||
{
|
|
||||||
uint64_t tl, th;
|
|
||||||
|
|
||||||
muls64(&tl, &th, arg1, arg2);
|
|
||||||
return th;
|
|
||||||
}
|
|
||||||
|
|
||||||
/* multiply high word unsigned */
|
|
||||||
uint64_t helper_mulhdu(uint64_t arg1, uint64_t arg2)
|
|
||||||
{
|
|
||||||
uint64_t tl, th;
|
|
||||||
|
|
||||||
mulu64(&tl, &th, arg1, arg2);
|
|
||||||
return th;
|
|
||||||
}
|
|
||||||
|
|
||||||
uint64_t helper_mulldo(CPUPPCState *env, uint64_t arg1, uint64_t arg2)
|
uint64_t helper_mulldo(CPUPPCState *env, uint64_t arg1, uint64_t arg2)
|
||||||
{
|
{
|
||||||
int64_t th;
|
int64_t th;
|
||||||
|
@ -1061,24 +1061,15 @@ GEN_INT_ARITH_DIVD(divdo, 0x1F, 1, 1);
|
|||||||
/* mulhw mulhw. */
|
/* mulhw mulhw. */
|
||||||
static void gen_mulhw(DisasContext *ctx)
|
static void gen_mulhw(DisasContext *ctx)
|
||||||
{
|
{
|
||||||
TCGv_i64 t0, t1;
|
TCGv_i32 t0 = tcg_temp_new_i32();
|
||||||
|
TCGv_i32 t1 = tcg_temp_new_i32();
|
||||||
|
|
||||||
t0 = tcg_temp_new_i64();
|
tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]);
|
||||||
t1 = tcg_temp_new_i64();
|
tcg_gen_trunc_tl_i32(t1, cpu_gpr[rB(ctx->opcode)]);
|
||||||
#if defined(TARGET_PPC64)
|
tcg_gen_muls2_i32(t0, t1, t0, t1);
|
||||||
tcg_gen_ext32s_tl(t0, cpu_gpr[rA(ctx->opcode)]);
|
tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], t1);
|
||||||
tcg_gen_ext32s_tl(t1, cpu_gpr[rB(ctx->opcode)]);
|
tcg_temp_free_i32(t0);
|
||||||
tcg_gen_mul_i64(t0, t0, t1);
|
tcg_temp_free_i32(t1);
|
||||||
tcg_gen_shri_i64(cpu_gpr[rD(ctx->opcode)], t0, 32);
|
|
||||||
#else
|
|
||||||
tcg_gen_ext_tl_i64(t0, cpu_gpr[rA(ctx->opcode)]);
|
|
||||||
tcg_gen_ext_tl_i64(t1, cpu_gpr[rB(ctx->opcode)]);
|
|
||||||
tcg_gen_mul_i64(t0, t0, t1);
|
|
||||||
tcg_gen_shri_i64(t0, t0, 32);
|
|
||||||
tcg_gen_trunc_i64_tl(cpu_gpr[rD(ctx->opcode)], t0);
|
|
||||||
#endif
|
|
||||||
tcg_temp_free_i64(t0);
|
|
||||||
tcg_temp_free_i64(t1);
|
|
||||||
if (unlikely(Rc(ctx->opcode) != 0))
|
if (unlikely(Rc(ctx->opcode) != 0))
|
||||||
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
||||||
}
|
}
|
||||||
@ -1086,24 +1077,15 @@ static void gen_mulhw(DisasContext *ctx)
|
|||||||
/* mulhwu mulhwu. */
|
/* mulhwu mulhwu. */
|
||||||
static void gen_mulhwu(DisasContext *ctx)
|
static void gen_mulhwu(DisasContext *ctx)
|
||||||
{
|
{
|
||||||
TCGv_i64 t0, t1;
|
TCGv_i32 t0 = tcg_temp_new_i32();
|
||||||
|
TCGv_i32 t1 = tcg_temp_new_i32();
|
||||||
|
|
||||||
t0 = tcg_temp_new_i64();
|
tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]);
|
||||||
t1 = tcg_temp_new_i64();
|
tcg_gen_trunc_tl_i32(t1, cpu_gpr[rB(ctx->opcode)]);
|
||||||
#if defined(TARGET_PPC64)
|
tcg_gen_mulu2_i32(t0, t1, t0, t1);
|
||||||
tcg_gen_ext32u_i64(t0, cpu_gpr[rA(ctx->opcode)]);
|
tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], t1);
|
||||||
tcg_gen_ext32u_i64(t1, cpu_gpr[rB(ctx->opcode)]);
|
tcg_temp_free_i32(t0);
|
||||||
tcg_gen_mul_i64(t0, t0, t1);
|
tcg_temp_free_i32(t1);
|
||||||
tcg_gen_shri_i64(cpu_gpr[rD(ctx->opcode)], t0, 32);
|
|
||||||
#else
|
|
||||||
tcg_gen_extu_tl_i64(t0, cpu_gpr[rA(ctx->opcode)]);
|
|
||||||
tcg_gen_extu_tl_i64(t1, cpu_gpr[rB(ctx->opcode)]);
|
|
||||||
tcg_gen_mul_i64(t0, t0, t1);
|
|
||||||
tcg_gen_shri_i64(t0, t0, 32);
|
|
||||||
tcg_gen_trunc_i64_tl(cpu_gpr[rD(ctx->opcode)], t0);
|
|
||||||
#endif
|
|
||||||
tcg_temp_free_i64(t0);
|
|
||||||
tcg_temp_free_i64(t1);
|
|
||||||
if (unlikely(Rc(ctx->opcode) != 0))
|
if (unlikely(Rc(ctx->opcode) != 0))
|
||||||
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
||||||
}
|
}
|
||||||
@ -1159,19 +1141,31 @@ static void gen_mulli(DisasContext *ctx)
|
|||||||
tcg_gen_muli_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
|
tcg_gen_muli_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
|
||||||
SIMM(ctx->opcode));
|
SIMM(ctx->opcode));
|
||||||
}
|
}
|
||||||
|
|
||||||
#if defined(TARGET_PPC64)
|
#if defined(TARGET_PPC64)
|
||||||
#define GEN_INT_ARITH_MUL_HELPER(name, opc3) \
|
|
||||||
static void glue(gen_, name)(DisasContext *ctx) \
|
|
||||||
{ \
|
|
||||||
gen_helper_##name (cpu_gpr[rD(ctx->opcode)], \
|
|
||||||
cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
|
|
||||||
if (unlikely(Rc(ctx->opcode) != 0)) \
|
|
||||||
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); \
|
|
||||||
}
|
|
||||||
/* mulhd mulhd. */
|
/* mulhd mulhd. */
|
||||||
GEN_INT_ARITH_MUL_HELPER(mulhdu, 0x00);
|
static void gen_mulhd(DisasContext *ctx)
|
||||||
|
{
|
||||||
|
TCGv lo = tcg_temp_new();
|
||||||
|
tcg_gen_muls2_tl(lo, cpu_gpr[rD(ctx->opcode)],
|
||||||
|
cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
|
||||||
|
tcg_temp_free(lo);
|
||||||
|
if (unlikely(Rc(ctx->opcode) != 0)) {
|
||||||
|
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
/* mulhdu mulhdu. */
|
/* mulhdu mulhdu. */
|
||||||
GEN_INT_ARITH_MUL_HELPER(mulhd, 0x02);
|
static void gen_mulhdu(DisasContext *ctx)
|
||||||
|
{
|
||||||
|
TCGv lo = tcg_temp_new();
|
||||||
|
tcg_gen_mulu2_tl(lo, cpu_gpr[rD(ctx->opcode)],
|
||||||
|
cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
|
||||||
|
tcg_temp_free(lo);
|
||||||
|
if (unlikely(Rc(ctx->opcode) != 0)) {
|
||||||
|
gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
/* mulld mulld. */
|
/* mulld mulld. */
|
||||||
static void gen_mulld(DisasContext *ctx)
|
static void gen_mulld(DisasContext *ctx)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user