target/m68k: Use TCG_COND_TST{EQ,NE} in gen_fcc_cond
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
630ee069c6
commit
2358cf77d1
@ -5129,46 +5129,44 @@ undef:
|
||||
static void gen_fcc_cond(DisasCompare *c, DisasContext *s, int cond)
|
||||
{
|
||||
TCGv fpsr;
|
||||
int imm = 0;
|
||||
|
||||
c->v2 = tcg_constant_i32(0);
|
||||
/* TODO: Raise BSUN exception. */
|
||||
fpsr = tcg_temp_new();
|
||||
gen_load_fcr(s, fpsr, M68K_FPSR);
|
||||
c->v1 = fpsr;
|
||||
|
||||
switch (cond) {
|
||||
case 0: /* False */
|
||||
case 16: /* Signaling False */
|
||||
c->v1 = c->v2;
|
||||
c->tcond = TCG_COND_NEVER;
|
||||
break;
|
||||
case 1: /* EQual Z */
|
||||
case 17: /* Signaling EQual Z */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_Z);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_Z;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 2: /* Ordered Greater Than !(A || Z || N) */
|
||||
case 18: /* Greater Than !(A || Z || N) */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr,
|
||||
FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N);
|
||||
c->tcond = TCG_COND_EQ;
|
||||
imm = FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTEQ;
|
||||
break;
|
||||
case 3: /* Ordered Greater than or Equal Z || !(A || N) */
|
||||
case 19: /* Greater than or Equal Z || !(A || N) */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A);
|
||||
tcg_gen_shli_i32(c->v1, c->v1, ctz32(FPSR_CC_N) - ctz32(FPSR_CC_A));
|
||||
tcg_gen_andi_i32(fpsr, fpsr, FPSR_CC_Z | FPSR_CC_N);
|
||||
tcg_gen_or_i32(c->v1, c->v1, fpsr);
|
||||
tcg_gen_xori_i32(c->v1, c->v1, FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_Z | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 4: /* Ordered Less Than !(!N || A || Z); */
|
||||
case 20: /* Less Than !(!N || A || Z); */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_xori_i32(c->v1, fpsr, FPSR_CC_N);
|
||||
tcg_gen_andi_i32(c->v1, c->v1, FPSR_CC_N | FPSR_CC_A | FPSR_CC_Z);
|
||||
c->tcond = TCG_COND_EQ;
|
||||
imm = FPSR_CC_N | FPSR_CC_A | FPSR_CC_Z;
|
||||
c->tcond = TCG_COND_TSTEQ;
|
||||
break;
|
||||
case 5: /* Ordered Less than or Equal Z || (N && !A) */
|
||||
case 21: /* Less than or Equal Z || (N && !A) */
|
||||
@ -5176,49 +5174,45 @@ static void gen_fcc_cond(DisasCompare *c, DisasContext *s, int cond)
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A);
|
||||
tcg_gen_shli_i32(c->v1, c->v1, ctz32(FPSR_CC_N) - ctz32(FPSR_CC_A));
|
||||
tcg_gen_andc_i32(c->v1, fpsr, c->v1);
|
||||
tcg_gen_andi_i32(c->v1, c->v1, FPSR_CC_Z | FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_Z | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 6: /* Ordered Greater or Less than !(A || Z) */
|
||||
case 22: /* Greater or Less than !(A || Z) */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A | FPSR_CC_Z);
|
||||
c->tcond = TCG_COND_EQ;
|
||||
imm = FPSR_CC_A | FPSR_CC_Z;
|
||||
c->tcond = TCG_COND_TSTEQ;
|
||||
break;
|
||||
case 7: /* Ordered !A */
|
||||
case 23: /* Greater, Less or Equal !A */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A);
|
||||
c->tcond = TCG_COND_EQ;
|
||||
imm = FPSR_CC_A;
|
||||
c->tcond = TCG_COND_TSTEQ;
|
||||
break;
|
||||
case 8: /* Unordered A */
|
||||
case 24: /* Not Greater, Less or Equal A */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_A;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 9: /* Unordered or Equal A || Z */
|
||||
case 25: /* Not Greater or Less then A || Z */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A | FPSR_CC_Z);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_A | FPSR_CC_Z;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 10: /* Unordered or Greater Than A || !(N || Z)) */
|
||||
case 26: /* Not Less or Equal A || !(N || Z)) */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_Z);
|
||||
tcg_gen_shli_i32(c->v1, c->v1, ctz32(FPSR_CC_N) - ctz32(FPSR_CC_Z));
|
||||
tcg_gen_andi_i32(fpsr, fpsr, FPSR_CC_A | FPSR_CC_N);
|
||||
tcg_gen_or_i32(c->v1, c->v1, fpsr);
|
||||
tcg_gen_xori_i32(c->v1, c->v1, FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_A | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 11: /* Unordered or Greater or Equal A || Z || !N */
|
||||
case 27: /* Not Less Than A || Z || !N */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N);
|
||||
tcg_gen_xori_i32(c->v1, c->v1, FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
tcg_gen_xori_i32(c->v1, fpsr, FPSR_CC_N);
|
||||
imm = FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 12: /* Unordered or Less Than A || (N && !Z) */
|
||||
case 28: /* Not Greater than or Equal A || (N && !Z) */
|
||||
@ -5226,27 +5220,25 @@ static void gen_fcc_cond(DisasCompare *c, DisasContext *s, int cond)
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_Z);
|
||||
tcg_gen_shli_i32(c->v1, c->v1, ctz32(FPSR_CC_N) - ctz32(FPSR_CC_Z));
|
||||
tcg_gen_andc_i32(c->v1, fpsr, c->v1);
|
||||
tcg_gen_andi_i32(c->v1, c->v1, FPSR_CC_A | FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_A | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 13: /* Unordered or Less or Equal A || Z || N */
|
||||
case 29: /* Not Greater Than A || Z || N */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N);
|
||||
c->tcond = TCG_COND_NE;
|
||||
imm = FPSR_CC_A | FPSR_CC_Z | FPSR_CC_N;
|
||||
c->tcond = TCG_COND_TSTNE;
|
||||
break;
|
||||
case 14: /* Not Equal !Z */
|
||||
case 30: /* Signaling Not Equal !Z */
|
||||
c->v1 = tcg_temp_new();
|
||||
tcg_gen_andi_i32(c->v1, fpsr, FPSR_CC_Z);
|
||||
c->tcond = TCG_COND_EQ;
|
||||
imm = FPSR_CC_Z;
|
||||
c->tcond = TCG_COND_TSTEQ;
|
||||
break;
|
||||
case 15: /* True */
|
||||
case 31: /* Signaling True */
|
||||
c->v1 = c->v2;
|
||||
c->tcond = TCG_COND_ALWAYS;
|
||||
break;
|
||||
}
|
||||
c->v2 = tcg_constant_i32(imm);
|
||||
}
|
||||
|
||||
static void gen_fjmpcc(DisasContext *s, int cond, TCGLabel *l1)
|
||||
|
Loading…
Reference in New Issue
Block a user